

Load Boards: Challenges in Manufacturing for High-Performance Computing

Tom Bresnan
R&D Altanova / Advantest Group



Mesa, Arizona • March 2-5, 2025



TestConX 2025

For Discussion

- Market Drivers
 - The need for speed
 - And more power, too
 - Devices getting larger
- Manufacturing Infrastructure
- Back drilling
- Sequential Lamination
- HDI




Load Boards: Challenges in Manufacturing for High-Performance Computing

2 **2025**

TestConX 2025

HSIO PCB Roadmap Alignment

- Expected roadmap (constructed based on historical references)




Load Boards: Challenges in Manufacturing for High-Performance Computing


3 **2025**

TestConX 2025

BGA's Are Getting Larger

- Today = 75mm x 75mm
- Near term roadmaps = 125mm x 125mm
- Long term (<3 years) 150mm x 150mm





TestConX 2025

PWB Manufacturing Panels Are Too

24" x 30" (610mm x 762mm)

20" x 26" (508mm x 660mm)

^40%




Load Boards: Challenges in Manufacturing for High-Performance Computing

6 **2025**

TestConX 2025

Layer Counts Are Increasing

- As devices grow, layer counts increase, and panel thickness must also increase
- Layer counts have gone from ~50 layer to >70 and we'll see 100 layers in my lifetime



PWB Infrastructure

- Conveyorized equipment
 - Developer, Etcher
- Imaging equipment
 - Primary and secondary imaging
 - Solder mask exposure
 - LDI equipment has a limited focal range
- Drill machines & drill bits



Load Boards: Challenges in Manufacturing for High-Performance Computing

8 **2025**

TestConX 2025

PWB Infrastructure

- Hole preparation and seed layer deposition
- High(er) aspect ratio plating
 - Copper, Nickel, Gold



Load Boards: Challenges in Manufacturing for High-Performance Computing




9

2025


TestConX 2025

Back-Drill in HS Designs


- Signal path has stubs → Causes reflections due to impedance mismatch
- Vias are back-drilled → reduced stub
- Backdrill hole can be filled with non-conductive epoxy



Measurements



Return Loss





TestConX 2025

An Alternate Strategy – Dual Lamination Stack

Example Stacking!

Lyr	Family	Image	Foil	Thk (Mil)	Type
SMT				1	
L1, TOP	0.25 Foil		0.25oz	2.84	Signal
	Tachyon100G			6.56	
	Tachyon100G			5	Mixed Power / Ground
L2, INR1	0.5 Tachyon100G		0.5oz		
L3, GND1	0.5 Tachyon100G		0.5oz		
	Tachyon100G			7.04	
L4, INR2	0.5 Tachyon100G		0.5oz		Mixed Power / Ground
L5, GND2	0.5 Tachyon100G		0.5oz		
	Tachyon100G			7.04	
L6, INR3	0.5 Tachyon100G		0.5oz		Mixed Power / Ground
L7, GND3	0.5 Tachyon100G		0.5oz		
	Tachyon100G			7.04	
L8, INR4	0.5 Tachyon100G		0.5oz		Mixed Power / Ground
L9, GND4	0.5 Tachyon100G		0.5oz		
	Tachyon100G			6.68	Power / Ground
L10, GND5	0.25 Foil		0.25oz	0.9	
	Tachyon100G			4.9	
	Tachyon100G			0.6	Power / Ground
L11, GND6	0.5 Foil		0.5oz		
	Tachyon100G			5.08	
L12, GND7	0.5 Tachyon100G		0.5oz		Power / Ground
L13, INR5	0.5 Tachyon100G		0.5oz		Mixed
	Tachyon100G			4.84	
L14, GND8	0.5 Tachyon100G		0.5oz		Power / Ground



- ✓ Critical Signal of 5.9 or Smaller drills route on Top Book providing Good SI
 - ✓ Aspect ratio is greatly improved as finer drills are segregated on upper lamination only!
- ✓ All 2Oz Cu layers on bottom book with GND/PWR via uses bigger drills for better current capacity
- ✓ Upper book can host 0.5Oz power layers of certain critical supplies
- ✓ Improved power delivery to DUT core supplies



TestConX 2025

But Tom, What About HDI?

- Not typically employed in ATE board manufacturing
- Involves advanced techniques and equipment
- Sequential lamination techniques
 - adding layers one at a time - \$\$ & lead time



Load Boards: Challenges in Manufacturing for High-Performance Computing

13

2025

But Tom, What About HDI?

- HDI employs the use of microvia's, $\leq 150\mu$ diameter
- Material selection is challenging
 - those made to withstand the multiple lamination cycles are not the best from a signal performance standpoint
- High-Density Layout
 - often involving micro-vias, fine-pitch components, and smaller trace widths.



Why not HDI?

- Loopbacks used on ATE boards will require similar number of layers, even with Micro vias and HDI design, not relieving much space around the DUT
- As the HDI will not use pitch transformation, the expected trace-widths/geometry will remain similar, thus not much benefit in layer reduction for high-speed signals
- As described earlier, HDI requires significantly more lead time and cost



TestConX 2025

Our discussion today

- Market drivers
- Device size and the need for speed
- HSIO challenges & technologies to solve them
- PWB infrastructure
- Alternative PWB constructions
 - Thru-hole (w/ back drill), sequential lamination, HDI



Load Boards: Challenges in Manufacturing for High-Performance Computing

16

2025

Presentation / Copyright Notice

The presentations in this publication comprise the pre-workshop Proceedings of the 2025 TestConX workshop. They reflect the authors' opinions and are reproduced here as they are planned to be presented at the 2025 TestConX workshop. Updates from this version of the papers may occur in the version that is actually presented at the TestConX workshop. The inclusion of the papers in this publication does not constitute an endorsement by TestConX or the sponsors.

There is NO copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

The TestConX logo and 'TestConX' are trademarks of TestConX.