

# TestConX 2025

## Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

Noel Del Rio, Sean Young, Matt Lauderdale  
NXP Semiconductor - Austin



Mesa, Arizona • March 2–5, 2025



## Contents

- Power Integrity Challenges of low voltage devices for multi-site Test load boards.
- Signal Integrity Impact of small pitch packages high performance SOC.
- Multi-IP provider on a single SOC.
- Noise floor management and sensitivity for Digital and Mixed-Signal devices.
- Recommendation, Conclusion.



Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

2

# 2025

## Critical details for low voltage SOC

- Supply voltage levels trending down to 0.76V, 0.60V....
- The 5.00 % of 0.76 V is 38.00 mV.
- The 5.00 % drop of 15.00 A supply is 2.50 mΩ. Single digit impedance for major IPs such as VDD-Core, DDR, Analog Block.



# TestConX™

Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for  
low voltages high performance SOC

3

# 2025

## Power delivery for low voltage SOC

- Power plane design, layout and geometries.
- Power plane design for multi-site load board.
- Power filter design, components, and placements.
- Power Connector specifications and precisions in time domain and frequency domain.



# TestConX™

Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for  
low voltages high performance SOC

4

# 2025

# TestConX 2025

## Power Integrity challenges for low voltage SOC

Test Issues related to power distribution

- Site to site correlation on high current, high performance IPs (e.g., di/dt for Core, DDR, Analog Block).
- IP signal a noise to another IP.
- Cross-talk: Site signal a noise to another site.



Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

5


**2025**

## PCB Design Solutions for low voltage SOC

Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC




6

## Power Plane for low voltage SOC



- Critical Geometries to ensure correlation between sites.
- ATE Symmetric instruments layout per associated sites.
- The entire power plane is used for a single DUT power, VDD.
- Additional layers for power distribution.

## Additional power layers for low voltage SOC



The need for more power plane layers

- Power delivery requires precise power plane design.
- Additional layer count is inevitable.
- Electrical, mechanical complexities associated with thick boards.

80+ layer PCB




Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

8

**2025**



## Eight(8) sites SOC VDD PDN




Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

## Sound Engineering on PCB Stack Up


L18pn_Gnd9	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
L19sp_Inr9	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
L20pn_Gnd10	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
L21sp_Inr10	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
L22pn_Gnd11	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
L23pn_Pwr1	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
L24pn_Gnd12	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
L25pn_Pwr2	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
L26pn_Gnd13	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
L27pn_Pwr3	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
L28pn_Gnd14	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

- **Eliminate all sources of cross talk or undesired coupling.**
- **IP to IP crosstalk**
- **IP-Power to IP-power crosstalk**

No Double Stacking of Power Layer



No Double Stacking of Signal Layer



Signal Planes In  
between Ground plane

Power Planes In  
between Ground plane



Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

10

# 2025

## Signal Integrity Sensitivity on small pitch and low voltage SOC

Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for  
low voltages high performance SOC

11

# TestConX 2025

## Intricacies of Small Pitch Packages , Multi-Ip low voltage high performance SOC

- Inductive physical circuits on transmission line segment interface is common. Focus on hardware integration is a must to avoid SI issue as a function of frequency.
  - Small board pads.
  - Small diameter socket pins.
- Physical 3D modeling of hardware integration is very critical.
- Board Geometries, Structures, over all thickness is predicated by package pitch.



# TestConX™

Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

12

# 2025

# TestConX 2025

## Intricacies of Small Pitch Packages , Multi-Ip low voltage high performance SOC

- IP specific Impedance (e.g. Differential Impedance-> PCIE=85  $\Omega$ , DDR=80  $\Omega$ , USB=90  $\Omega$ , STD I/O 100  $\Omega$ ).
  - Standard Single Impedance Socket.
  - Coaxial Single Impedance Socket.
  - Coaxial Multi-Impedance Socket.
- Type of Pin, & Pin-Tip Design.
- DUT Grid surface design, structure becomes complicated as a function of socket technology.



# TestConX™

Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

13

# 2025

# Multi-IP on small pitch and low voltage SOC

Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for  
low voltages high performance SOC

14


## IP specific Impedance

IP Type	Model	Impedance (Diff) (Specifications)	Data Rate	Modeled, Simulated best results Impedance range
PCIE	T	85 Ω	16 Gbps	85 Ω to 90 Ω
DDR	T	80 Ω(40 Ω SE)	8 Gbps	90 Ω to 100 Ω
Ethernet	I/A	85 Ω 100 Ω	16 Gbps	85 Ω to 90 Ω
PCIE	I/A	85 Ω	10,16, 2.5 Gbps	85 Ω to 90 Ω
USB3	I	90 Ω	10 Gbps	90 Ω
DDR	I/T/A	80 Ω (40 Ω SE)	4 Gbps	90 Ω to 100 Ω
PCIE	L/A	100 Ω 85 Ω	28,32,45 Gbps	85 Ω to 100 Ω




Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

## Multi-IP SOC for function and data rate





## Hardware Integration, 3D Physical Modeling



Small geometries of board pads, socket pin make an inductive interface.



Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC


17

# 2025

## Hardware Integration, 3D Physical Modeling


### Observations.

1. Impedance spike ~ 33  $\Omega$  at pogo-pcb pad interface on both TX & RX
2. Return Loss above -10 dB is due to the inductive spikes.
3. High Isolation on differential P&N Leg of coax socket (little to no coupling)




Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

## Hardware Integration, 3D Physical Modeling




Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC


## Hardware Integration, 3D Physical Modeling




90  $\Omega$  Socket



90  $\Omega$  Socket  
with 120  $\Omega$  Spike



95  $\Omega$  Socket



95  $\Omega$  Socket  
with 120  $\Omega$  Spike

Data Eye deformation, degradation

1. From 90  $\Omega$  differential impedance to 95  $\Omega$
2. From 120+  $\Omega$  inductive spike at pogo-pin board pad interface



Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

20


# 2025

## Noise Floor Sensitivity of Multi-Ip and low voltage SOC

Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for  
low voltages high performance SOC

21


## Multi IP SOC with different noise floor sensitivity




### Noise floor sensitivity as a function of IP

- DGND-Digital ~ (-20dBm)
- SDGND –Serdes (-30dBm)
- DCS-GND –(-90dBm)
- Low Jitter Ref Clock – (-140dbm)

## Noise Floor Sensitivity specific to each IP



LS AGND




HS AGND



Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

23 **2025**

## Noise Floor Sensitivity specific to each IP & Associated ATE Instruments




Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC



# TestConX 2025

## Power, Ground Management for Noise Floor Sensitive SOC



- Different power, ground domain as a function of IP.
- Consistency in ground, domain implementation.
- No Mixed-ground.
- Dedicated Power planes as a function of IP.

## Solutions, Mitigation, future questions

Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

26

# TestConX 2025

## Low Voltage High Performance SOC test hardware implementation

- High Layer count 80 Layers +, Thick PCB 300 mils +.
- Connector, socket impedance-resistance specifications will be challenged to meet single digit parameters.
- Design NRE is considerable addition to cost.
- Hardware 3D, Physical Modeling is more critical than ever. Transmission Line-segment integration is a must.
- Dedicated Power, Ground, Domain management is key to meet SI, and Noise floor requirements (Analog).
- Mechanical (50%) and Electrical (50%) aspect of the Design.



Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

27

**2025**

## Credits and Recognition

- NXP Test Socket team (Riley Horner, Sean Young, Matthew Lauderdale)
- Hardware Development Partners
- Henry Lai, Jacob Neely



Signal Integrity and Power Integrity Test Hardware Design Requirements, Challenges for low voltages high performance SOC

28

**2025**

# Presentation / Copyright Notice

The presentations in this publication comprise the pre-workshop Proceedings of the 2025 TestConX workshop. They reflect the authors' opinions and are reproduced here as they are planned to be presented at the 2025 TestConX workshop. Updates from this version of the papers may occur in the version that is actually presented at the TestConX workshop. The inclusion of the papers in this publication does not constitute an endorsement by TestConX or the sponsors.

There is NO copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

The TestConX logo and 'TestConX' are trademarks of TestConX.