



TestConX™

Archive

DoubleTree by Hilton
Mesa, Arizona
March 3-6, 2024

Vector Network Analyzer (VNA) for Hardware Transmission Line Validation

Noel Del Rio, Sean Young, NXP Semiconductor
Henry Lai, Jacob Neely, RDA-Advantest



Mesa, Arizona • March 3–6, 2024



TestConX 2024

Vector Network Analyzer (VNA) for hardware transmission line validation

Agenda

- VNA Overview
- Time domain, Frequency domain and VNA
 - S-parameters, Time Domina Reflectometry
- De-embedding methods and techniques
- SOC with IP specific impedance requirements
- Conclusion




Vector Network Analyzer (VNA) for Hardware Transmission Line Validation


2



Vector Network Analyzer (VNA) for hardware transmission line validation



Vector Network Analyzer
Board Probe



Vector Network Analyzer
Cabled



Vector Network Analyzer (VNA) for Hardware Transmission Line Validation

3




VNA, S-parameter overview

S2D1- Differential
S21- Single Ended
Transmission Coefficient from
port 1 to 2

S2D1, S21

D2D2- Differential
S22- Single Ended
Reflection Coefficient on Port 2



D1D1, S11

D1D1- Differential
S11- Single Ended
Reflection Coefficient on Port 1

S1D2, S12

S1D2- Differential
S12- Single Ended
Transmission Coefficient
from port 2 to 1




Vector Network Analyzer (VNA) for Hardware Transmission Line Validation




VNA, S-parameter overview

Efficient Energy transfer from input port to output port.
Linear observable curve



Input Signal





Vector Network Analyzer (VNA) for Hardware Transmission Line Validation



VNA, S-parameter overview

High Reflection rate
Poor Energy transfer
from input port to
output port.




Vector Network Analyzer (VNA) for Hardware Transmission Line Validation




VNA De-embedding methods

Measuring fixture
(e.g. probe-package-pcb)
Differential 4-port



4-Port Cable
2.4mm to Mini SMP
6 Inch Cable

VNA, Time Domain Reflectometry




PCB traces ~ 83 Ohms pcb traces

Vector Network Analyzer (VNA) for Hardware Transmission Line Validation





VNA De-embedding Options (Insertion Loss)



Vector Network Analyzer (VNA) for Hardware Transmission Line Validation




VNA De-embedding Options



Extract two 4-port networks:

Type G


Outer Cal Only,
using divide-by-2 method



Legend: a = Reference Plane location/s of cal a




VNA De-embedding Options (Insertion Loss)



Vector Network Analyzer (VNA) for Hardware Transmission Line Validation



VNA De-embedding Options (Return Loss)



Vector Network Analyzer (VNA) for Hardware Transmission Line Validation

12




VNA De-embedding Options (TDR after de-embedding)

105 Ohms
Differential

100 Ohms
Differential

95 Ohms
Differential




Vector Network Analyzer (VNA) for Hardware Transmission Line Validation

13



VNA, 85 Ohms Bias-Tee Model vs Measured NXP & RDA



Vector Network Analyzer (VNA) for Hardware Transmission Line Validation

14



TestConX 2024

Measurement Strategy & Planning NXP & RDA

- Correlation of measurement methodology and techniques is key
 - Resolution Steps
 - Range as function of real-world application of the hardware to be measured (e.g. 3rd , 5th harmonic, standards compliance)
 - Fixturing such as connectors, cables, probes, prototype boards
- Hardware Design for Testability
 - How to facilitate Signal Integrity Validation on the hardware
 - Design fixtures, probe for SI measurement of the transmission line
 - Transmission line segment design, analysis, and integration



Vector Network Analyzer (VNA) for Hardware Transmission Line Validation

15






TestConX 2024

SOC IP's with Specific Differential Impedance

TX IBIS Model

- Mod-T
- Mod-I
- Mod-L



RX IBIS Model

- Mod-T
- Mod-I
- Mod-L


TX, RX Impedance IP Specific (Package Electrical Rules for IMX95 and Tunis)

- Standard I/Os 100 Ohms, Diff 50 Ohms SE,
- USB 90 Ohms, (5G+, 10G+ Data Rate)
- PCIE/Ethernet 85 Ohms, (16G,28G, 32G Data Rate+)
- DDR 80 Ohms Diff, 40 Ohms SE, (4G, 8G+ Data Rate+); Not on Bias-Tee Loop back

TX Impedance

Thevenin Equivalent circuit Math=VNA TDR Profile

RX Impedance



Vector Network Analyzer (VNA) for Hardware Transmission Line Validation

16




VNA, Return Loss Measurements

28 G HW Pass Region

Power dBm

-10dB HW Budget

16 G HW Pass Region



Vector Network Analyzer (VNA) for Hardware Transmission Line Validation



VNA, TDR Profile ; 100 Ohms Differential

Good impedance profile from TX to RX

Impedance Ohms

10 Ohms HW Budget



Vector Network Analyzer (VNA) for Hardware Transmission Line Validation

18



Test Hardware Signal integrity Design, Modeling, Simulation, and Validation.


CLOSED LOOP HARDWARE DESIGN




Vector Network Analyzer (VNA) for Hardware Transmission Line Validation

19





Loop Back Testing Transmission Line Segments




Vector Network Analyzer (VNA) for Hardware Transmission Line Validation




TestConX 2024





Closed Loop Hardware Design Concept




Hardware Design Budget
S-parameter, Impedance



DUT Data Sheet



Measured Performance



Hardware Validation Lab



Vector Network Analyzer (VNA) for Hardware Transmission Line Validation

22



Conclusion

- Short wavelength , high speed data rate necessitates validation of transmission line performance of the hardware.
- The capability to ascertain the different segments of the transmission line individually, separately, and its impact on the complete signal path is key to successful high-volume production solution(zero hardware test issues).
- VNA is an irreplaceable instrument, tool to NXP's closed-loop hardware design strategy.



Vector Network Analyzer (VNA) for Hardware Transmission Line Validation

23



COPYRIGHT NOTICE

The presentation(s) / poster(s) in this publication comprise the Proceedings of the TestConX 2024 workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the TestConX 2024 workshop. This version of the presentation or poster may differ from the version that was distributed at or prior to the TestConX 2024 workshop.

The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors. There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation / poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

“TestConX”, the TestConX logo, the TestConX China logo, and the TestConX Korea logo are trademarks of TestConX. All rights reserved.

www.testconx.org