



TestConX™

Archive

DoubleTree by Hilton
Mesa, Arizona
March 3-6, 2024

TestConX 2024

The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance

Noel Del Rio - NXP Semiconductors

Dan Hwang - HiCon Co., Ltd.

Jae Hwang – HiCon Co., Ltd.

**Paul Schubring – HiCon Global /
HighRel, Inc.**



Mesa, Arizona • March 3-6, 2024



TestConX 2024

Contents

- Evolution of System on Chip (SoC)
- Mixing It Up – Key Drivers for the Mixed Solution
- Evaluation Product Device Features
- Evaluation Methodology & Socket Design
- Measurement Set Up
- Measurement Results
- Key Learnings
- Conclusion




The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance

2



TestConX 2024

Evolution of SoC



Device Complexity

The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance



TestConX 2024

Mixing it Up – Key Drivers

USB
4

DDR-
HDM6

HDMI

PCI-e

- Device features have historically been designed for different PCB impedance
- SoC feature growth has resulted in multiple impedances
- Sockets typically designed for a single impedance – One Size Fits All!
– 85 – 100Ω

Wi-Fi

SER-
DES

Ethernet

5G

UCIe

Is this the best approach?



The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance

4



TestConX 2024

Device Features and Impedance Requirements

IP Type	Model	Impedance (Diff) (Specifications)	Data Rate
PCIE	T	85 Ohms	16G
DDR	T	80 Ohms(40 Ohms SE)	8G
Ethernet	I	85 Ohms	16G
PCIE	I	85 Ohms	10G
USB3	I	90 Ohms	10G
DDR	I	80 Ohms (40 Ohms SE)	4G
PCIE	L	100 Ohms	28/32G

To be tested

Changed to
100Ω in socket

- 7 different feature sets and impedance requirements
- Socket required to support 3 separate differential impedance targets




The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance

5



TestConX 2024

Device Pin Layout By Impedance



40Ω Single Ended Impedance

80Ω Differential Impedance

85Ω Differential Impedance

**50Ω SE / 100Ω
Differential Impedance**

Device Layout: 800BGA / 0.65mm pitch



The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance



Evaluation Methodology

- Three different impedance targets:
 - 40Ω Single Ended / 80Ω Differential
 - 85Ω Differential and 100Ω Differential
- Simulations used to create the socket design
 - Contact pin configuration based on impedance target
- Measure mixed impedance socket on test bench and measure the impact of the socket on the insertion loss








The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance

7



Socket Design



Test Height	1.6mm	1.6mm	1.6mm
Model			
Diameter (mm)	0.36	0.26	0.16
Min Pitch (mm)	0.5	0.35	0.25
C-res (mΩ)	< 50	< 50	< 100


Pin Impedance Design Simulations



The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance




Measurement Setup



70GHz
VNA


Test Bench
Setup



Prototype
ATE
Test Board

Phase Matched
Cables

Application Board



HiCon Socket

VNA Validation Lab setup




NXP Application Board Test Set up

The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance




TDR Differential Measurement Results



The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance



PCIe Insertion Differential Loss– Apps Board



Apps Board Traces
> 7 inches long





The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance



PCIE Insertion Differential Loss— Proto Board

S2D1 INSERTION LOSS

Green Line is the Socket



Data Eye:
Red is the
socket
contribution



Socket Contribution Is Negligible!

The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance



Key Learnings

- This is a true research project
 - Started with a hypothesis, no expectations, but felt there must be a benefit
- Socket simulation was effective in designing the specific impedances
- Measurement results
 - Insertion loss on prototype board showed pin with matched impedance had negligible impact
 - As data rate increases, the socket contribution will become more critical
- Hardware design can play a major role in the results
 - Board / design trace length



The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance

13



Conclusions

- The trend towards greater integration and functionality on SoC's will continue
- Si validation has traditionally relied on sockets with a global impedance target
- The ability to tune a socket to match impedance for specific device characteristics was shown to be effective
- As data rates increase, the negative impact of socket-to-device impedance mismatch will increase and the ability to tune sockets will become more imperative



The Mix Is In: Tuning Socket Impedance for Optimal Validation Performance

14



COPYRIGHT NOTICE

The presentation(s) / poster(s) in this publication comprise the Proceedings of the TestConX 2024 workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the TestConX 2024 workshop. This version of the presentation or poster may differ from the version that was distributed at or prior to the TestConX 2024 workshop.

The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors. There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation / poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

“TestConX”, the TestConX logo, the TestConX China logo, and the TestConX Korea logo are trademarks of TestConX. All rights reserved.

www.testconx.org