China

## Virtual Event

## November 1 - 4, 2022 Virtual Event

www.testconx.org

## High resolution SAR ADC testing on ETS364

Susan Su<br>Teradyne SEG, China ADC

## TestConX中国

China
Virtual - November 1-4, 2022
TERADYNE

## Agenda

$\square$ SAR ADC
SAR ADC introduction
High resolution SAR ADC feature
Typical SAR ADC tests
$\square$ SAR ADC filter design
Front-end RC filter design and Multiple negative feedback band pass filter design
$\square$ Quad Precision Linearity Unit (QPLU)
QPLU introduction
QPLU setup for ADC

- QPLU for ADC Linearity test

QPLU rapid dither algorithm for SAR ADC linearity
How to set various output data format
QPLU rapid dither algorithm programing
How to check SAR ADC noise
$\square$ Summary

2022

## SAR ADC introduction

## Successive approximation register(SAR) ADC

> Consist of a sample-hold circuit, a comparator, a DAC, SAR register, and a logic control unit. Sample-hold circuit and DAC are integrated in the capacitance matrix. The capacitance matrix named sample and hold capacitor (Csh)

- A typical SAR conversion cycle has two phases, a sampling phase (acquisition phase) and a conversion phase.


2022

## High resolution SAR ADC feature

- SAR ADC resolution and throughput

8bit~24bit, 1MSPS~20MSPS
$>$ SAR ADC AC performance
SNR, THD,SINAD
> SAR ADC DC performance
INL, DNL, Gain error
$>$ SAR ADC input type
Single ended inputs, pseudo differential inputs and differential input
SAR ADC application
Battery-operated systems, remote data acquisition and industrial controls

Migh resolution SAR ADC testing on ETS364
2022

## TestConX China 2022

## Typical SAR ADC tests

## Two important tests for ADC test

> Dynamic test: calculate SNR, SINAD, THD, Harmonic
> Linearity test: calculate DNL, INL, Gain error

- Histogram method

Input a voltage ramp, capture output code and count the number of each code in histogram to calculate DNL/INL

- Servo loop method

Select some codes to test, use servo loop to find input voltage on code's left edge or on code's right edge. INL/DNL is calculated by input voltage.

The difference between the two methods is that the QPLU servo loop method is input voltage's statistics while the histogram method is output codes' statistics.

2022
High resolution SAR ADC testing on ETS364

## Agenda

- SAR ADC filter design

Front-end RC filter design and Multiple negative feedback band pass filter design

2022

## SAR ADC filter design

$>$ For optimum performance, SAR ADC require the correct frond-end RC filter

> A Multiple negative feedback bandpass filter is inserted to improve waveform performance before the input buffer for dynamic test


2022
High resolution SAR ADC testing on ETS364

## Front-end RC filter design

The front-end RC filter is to provide a path for charging and discharging, and to do some minimal isolation of op amp output to these transients.
> Cf serves two purposes, one is to store energy to charge ADC internal sampling capacitor (Csh), another is to provides a place for Csh to discharge. Cf's type is critical to the harmonic distortion and the value ensures ADC can have enough charge for each conversion.
> Rf ensures op amp output is stable.


2022
High resolution SAR ADC testing on ETS364

## Define Cf

To define Cf's value, should know Csh and Vfsr, Vfsr is the full scale range of the converter. $\mathrm{Cs}=24 \mathrm{pF}$, Vfsr=5V. For 16bit ADC, $1 \mathrm{lsb}=\mathrm{Vfs} / 2^{\wedge} 16$.
> Change transfer equation: $\mathrm{Q}=\mathrm{C} * \mathrm{~V}$
For Csh Worst case, Vsh=0V, Qsh=Csh*Vfsr
For Cf Worst case, droop 0.5 lsb on Cf, Qf=Cf*Vfsr/2^17 Qsh=Qf, Cf=Csh/2^17=3.15uF

The value is too large, Op Amp couldn't drive it.


2022

## Define Cf

Then suppose, Cf has $5 \%$ droop of Vfsr because the amplifier provides some of the current to charge the Cf.
Qf $=\mathrm{Cf} \mathrm{f}^{*} 5 \%{ }^{*} \mathrm{Vfsr}, \mathrm{Cf}=\mathrm{Qf} /\left(5 \%{ }^{*} \mathrm{Vfsr}\right)=480 \mathrm{pF}$, choose 470 pF as a close.

## Conclusion:

$>$ As the rule of thumb, Cf $\geq 20^{*} \mathrm{C}$ sh
$>$ To decrease the harmonic distortion, ceramic COG type capacitor is the best choice.

## Define Rf

To define Rf's value, should know Tsmpl, $k$ (the time constant multiplier) and Cf $k$ is the number of time constants which required to settle to within a half LSB to a given number of bits. For 16 -bit, $\mathrm{k}=12$.
$>$ Tsmpl $\geq k^{*} \mathrm{Rf}^{*} \mathrm{Cf}$, Tsmpl= 1.04us, $\mathrm{Rf} \leq T \mathrm{Tsmpl} /\left(\mathrm{k}^{*} \mathrm{Cf}\right)=1840 \mathrm{hm}$
> Consider Op Amp output load and transient signal settling Time, Design in a margin of $40 \%$.
$0.60^{*}$ Tsmpl $k^{*} \mathrm{Rf}^{*} \mathrm{Cf}, \mathrm{Rf} \geq 0.60 * T \mathrm{smpl} /\left(\mathrm{k}^{*} \mathrm{Cf}\right)=110.4 \mathrm{ohm}$
$>$ Finally choose $\mathrm{Rf}=110 \mathrm{ohm}$


2022

## Multiple negative feedback bandpass filter design

The multiple negative feedback band pass filter's center frequency(f), voltage gain(A) and quality factor(Q) are determined by R1, R2, R3 and C.

$$
\begin{aligned}
& F=\operatorname{sqrt}\left(1 /\left(R 3^{*} C^{\wedge} 2\right)^{*}(R 1+R 2) /(R 1 * R 2)\right) /\left(2^{*} \pi\right) \\
& A=R 3 / 2 R 1=0.3 \\
& Q=\operatorname{sqrt}(R 3(1 / R 1+1 / R 2)) / 2=3.28 \\
& R 1=57.6 \mathrm{kohm}, R 2=820 \mathrm{ohm}, R 3=34.8 \mathrm{kohm}, \\
& \pi=3.14, C=15 \mathrm{nF} \\
& F=2 \mathrm{kHz}, A=0.3, Q=3.28
\end{aligned}
$$



By adjusting resistance value and capacitance value to obtain the wanted $f, A$ and $Q$.

## Dynamic test condition

Input 2 khz sinewave, offset and amplitude are 2.5 V .
Here use SPU audio mode to force sinewave, apu12 force offset.


High resolution SAR ADC testing on ETS364
2022

## How to select analog components' type for band pass filter

Analog electronics are slightly nonlinear, which creates harmonic distortion.
$>$ Resistors, thin film or metal resistors could be necessary in high performance signal chain
$>$ Capacitors, Polystyrene and NPO/COG capacitors are good alternative to improve THD.

The right is frequency spectrum. Blue is the one with $\mathrm{X7R}$ capacitor, Green is the one using COG capacitor. The harmonics obviously decrease after COG capacitor is used, and SNR, SINAD and THD all increase about 40 dB .


## TestConX China 2022

## Agenda

$\square$ Quad Precision Linearity Unit(QPLU)
QPLU introduction
QPLU setup for ADC

2022

## QPLU introduction

Quad Precision Linearity Unit(QPLU)
> Each PLU has two REF DACS(16bit)
> The SERVO loop consists of pedestal DAC, Dither DAC, PGA, and 16bit ADC.
> The Servo output has fixed mode and differential mode. The ADC we tested selects fixed mode, and only $I N+$ is connected to the Servo output.
> PLU also includes GND Force and GND Sense.

## QPLU setup for ADC test

The QPLU setup requires a communication interface board (CIB), DPU-16, a QPLU and HP 3458A meter.
$>$ CIB used to communicate between the QPLU and DPU-16 DSP
>DPU-16 capture DUT output code and process data based on DSP board
$>$ HP 3458A meter calibrates the pedestal voltage QPLU forced and input buffer error.
 High resolution SAR ADC testing on ETS364

## TestConX China 2022

## Agenda

- QPLU for ADC Linearity test

QPLU rapid dither algorithm for SAR ADC linearity
How to set various output data format
QPLU rapid dither algorithm programing
How to check SAR ADC noise

2022

18

## QPLU rapid dither algorithm for linearity test

Rapid dither is a servo loop algorithm that searches the input voltage of the code left edge or right edge and takes hundreds or thousands of DUT code samples to find the code of interest. It consists of three stages.

- Transition Intercept (TI): quickly find code's input voltage , binary search, initial step size is large (100lsb or 200lsb), next step size is half of previous step size, during the search process, input using QPLU force pedestal voltage, output using DPU16 capture code for several samples, the average code will return to QPLU. After multiple QPLU searches, find the code of interest.
- Fast Dither (FD): fixed step size, typical is smaller than 1LSB, search results more accurate.
- Slow Dither (SD): smallest step size, typical 0.1LSB, take stable values' average as the code's input voltage



## How to set various output data format

For ADC output data processing, the following factors will increase the complexity with multisite testing.
> Output type: serial or parallel
> Output data format: straight binary or twos complement

Here will use dspgenlookuptable() function, it can match various DUT output data formatting and data packing schemes.

2022

## Dspgenlookuptable() function



2022

## TestConX China 2022

## Change ADC output code format by hardware

If want to change ADC output code format by hardware, can add a XOR gate for output pin. Below is the example how to change twos complement format to straight binary format.
> Add a XOR gate for Dout, allocate two DPU channels to XOR inputs and one DPU channel to XOR output.
> Reverse the 16th bit by XOR gate control to obtain straight binary output code.




High resolution SAR ADC testing on ETS364

## QPLU rapid dither algorithm programing

```
\(>\) CUT loop: Code under test(CUT) table size
\(>\) TI loop, FD loop and SD loop
\(>\) Decision loop and Conversion loop
```

Multiple conversions per decision(MCPD) means average multiple DUT conversions without changing the servo loop voltage for one decision. The average value defines the
 direction of moving Dither DAC
Decision loop times decide how many times to change the direction

Qpluinterceptmode/qpludithermode use vector labels as input parameters

2022

## QPLU rapid dither MCPD setting



MCPD reduces the noise band and the likelihood of incorrect decisions. For example, find code 12 left edge


24

## How to check SAR ADC noise

Below two methods to check SAR ADC noise:
> Force a DC value, capture DUT output code many times and check if code fluctuate within normal range. In datasheet, code fluctuation is around 4.
$>$ Force a pedestal value, use a small step size, increase step by step on the basis of the pedestal voltage, and capture each step's output code, see if the output code length is in 1lsb. PedestalDAC provides pedestal voltage, ditherDAC provides step size. This method is called DC sweep method.


## Summary

> To optimize ADC performance to design front-end filter and band pass filter
> QPLU rapid dither method based on a servo loop algorithm is fast and accurate for 16 -bit SAR ADC linearity testing.
> Provide DC sweep method based on QPLU dither DAC to display SAR ADC transition noise.

## With Thanks to Our Sponsors!

## 

Distinguished
smaths interconnect

## TERADYNE

2022

## 呈东唐科技



TestCon X
is sponsored by
smiths interconnect

Your Global Partner for Innovative Semiconductor Test Solutions

## Enabling the Next Generation of Technology Through Advanced Test Solutions



## COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the proceedings of the TestConX China 2022 virtual event. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at TestConX China. The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

TestConX, TestConX China, the TestConX logo, and the TestConX China logo are trademarks of TestConX. All rights reserved.

