



 **TestConX** 中国

ChinaTM

Virtual Event

November 1 – 4, 2022

Virtual Event

www.testconx.org

High resolution SAR ADC testing on ETS364

Susan Su
Teradyne SEG, China ADC



Virtual ▪ November 1-4, 2022

TERADYNE

Agenda

❑ SAR ADC

- SAR ADC introduction
- High resolution SAR ADC feature
- Typical SAR ADC tests

❑ SAR ADC filter design

- Front-end RC filter design and Multiple negative feedback band pass filter design

❑ Quad Precision Linearity Unit (QPLU)

- QPLU introduction
- QPLU setup for ADC

❑ QPLU for ADC Linearity test

- QPLU rapid dither algorithm for SAR ADC linearity
- How to set various output data format
- QPLU rapid dither algorithm programming
- How to check SAR ADC noise

❑ Summary



High resolution SAR ADC testing on ETS364



2022

2

SAR ADC introduction

Successive approximation register(SAR) ADC

- Consist of a sample-and-hold circuit, a comparator, a DAC, SAR register, and a logic control unit. Sample-and-hold circuit and DAC are integrated in the capacitance matrix. The capacitance matrix named sample and hold capacitor (C_{sh})
- A typical SAR conversion cycle has two phases, a sampling phase (acquisition phase) and a conversion phase.



High resolution SAR ADC feature

- **SAR ADC resolution and throughput**
8bit~24bit, 1MSPS~20MSPS
- **SAR ADC AC performance**
SNR, THD, SINAD
- **SAR ADC DC performance**
INL, DNL, Gain error
- **SAR ADC input type**
Single ended inputs, pseudo differential inputs and differential input
- **SAR ADC application**
Battery-operated systems, remote data acquisition and industrial controls

Typical SAR ADC tests

Two important tests for ADC test

➤ **Dynamic test:** calculate SNR, SINAD, THD, Harmonic

➤ **Linearity test:** calculate DNL, INL, Gain error

- **Histogram method**

Input a voltage ramp, capture output code and count the number of each code in histogram to calculate DNL/INL

- **Servo loop method**

Select some codes to test, use servo loop to find input voltage on code's left edge or on code's right edge. INL/DNL is calculated by input voltage.

The difference between the two methods is that the QPLU servo loop method is input voltage's statistics while the histogram method is output codes' statistics.

Agenda

□ SAR ADC

SAR ADC introduction
High resolution SAR ADC feature
Typical SAR ADC tests

□ SAR ADC filter design

Front-end RC filter design and Multiple negative feedback band pass filter design

□ Quad Precision Linearity Unit(QPLU)

QPLU introduction
QPLU setup for ADC

□ QPLU for ADC Linearity test

QPLU rapid dither algorithm for SAR ADC linearity
How to set various output data format
QPLU rapid dither algorithm programming
How to check SAR ADC noise

□ Summary




High resolution SAR ADC testing on ETS364

2022


6

SAR ADC filter design

- For optimum performance, SAR ADC require the correct frond-end RC filter




- A Multiple negative feedback bandpass filter is inserted to improve waveform performance before the input buffer for dynamic test



Front-end RC filter design

The front-end RC filter is to provide a path for charging and discharging, and to do some minimal isolation of op amp output to these transients.

- C_f serves two purposes, one is to store energy to charge ADC internal sampling capacitor (C_{sh}), another is to provides a place for C_{sh} to discharge. C_f 's type is critical to the harmonic distortion and the value ensures ADC can have enough charge for each conversion.
- R_f ensures op amp output is stable.




Define Cf

To define Cf's value, should know Csh and Vfsr, Vfsr is the full scale range of the converter. Cs=24pF, Vfsr=5V. For 16bit ADC, 1lsb=Vfs/2¹⁶.

- Change transfer equation: $Q=C*V$
For Csh Worst case, $V_{sh}=0V$, $Q_{sh}=C_{sh}*V_{fsr}$
For Cf Worst case, droop 0.5 lsb on Cf, $Q_f=C_f*V_{fsr}/2^{17}$
 $Q_{sh}=Q_f$, $C_f=C_{sh}/2^{17}=3.15\mu F$

The value is too large, Op Amp couldn't drive it.



Define Cf

Then suppose, Cf has 5% droop of Vfsr because the amplifier provides some of the current to charge the Cf.

$Q_f = C_f * 5\% * V_{fsr}$, $C_f = Q_f / (5\% * V_{fsr}) = 480\text{pF}$, choose 470pF as a close.


Conclusion:

- As the rule of thumb, $C_f \geq 20 * C_{sh}$
- To decrease the harmonic distortion, ceramic COG type capacitor is the best choice.

Define Rf

To define Rf's value, should know Tsmpl, k(the time constant multiplier) and Cf
k is the number of time constants which required to settle to within a half LSB to a given number of bits. For 16-bit, k =12.

- $T_{\text{smpl}} \geq k \cdot R_f \cdot C_f$, $T_{\text{smpl}} = 1.04 \mu\text{s}$, $R_f \leq T_{\text{smpl}} / (k \cdot C_f) = 184 \text{ohm}$
- Consider Op Amp output load and transient signal settling Time, Design in a margin of 40%.
 $0.60 \cdot T_{\text{smpl}} \leq k \cdot R_f \cdot C_f$, $R_f \geq 0.60 \cdot T_{\text{smpl}} / (k \cdot C_f) = 110.4 \text{ohm}$
- Finally choose $R_f = 110 \text{ohm}$



Multiple negative feedback bandpass filter design

The multiple negative feedback band pass filter's center frequency(f), voltage gain(A) and quality factor(Q) are determined by $R1$, $R2$, $R3$ and C .

$$F = \text{sqrt}(1/(R3*C^2)*(R1+R2)/(R1*R2))/(2*\pi)$$


$$A = R3/2R1 = 0.3$$

$$Q = \text{sqrt}(R3(1/R1+1/R2))/2 = 3.28$$

$$R1 = 57.6\text{kohm}, R2 = 820\text{ohm}, R3 = 34.8\text{kohm},$$

$$\pi = 3.14, C = 15\text{nF}$$


$$F = 2\text{kHz}, A = 0.3, Q = 3.28$$



By adjusting resistance value and capacitance value to obtain the wanted f , A and Q .

Dynamic test condition

Input 2khz sinewave, offset and amplitude are 2.5V.
Here use SPU audio mode to force sinewave, apu12 force offset.




How to select analog components' type for band pass filter

Analog electronics are slightly nonlinear, which creates harmonic distortion.

- Resistors, thin film or metal resistors could be necessary in high performance signal chain
- Capacitors, Polystyrene and NPO/COG capacitors are good alternative to improve THD.

The right is frequency spectrum. Blue is the one with X7R capacitor, Green is the one using COG capacitor. The harmonics obviously decrease after COG capacitor is used, and SNR, SINAD and THD all increase about 40dB.



unit dB	SNR	SINAD	THD	SFDR	2ndHarm	3rdHarm
filter with COG capacitor	84.945	84.836	-100.902	95.126	-103.297	-106.736
filter with X7R capacitor	56.396	48.858	-49.7	49.796	-86.32	-49.796

Agenda

□ SAR ADC

- SAR ADC introduction
- High resolution SAR ADC feature
- Typical SAR ADC tests

□ SAR ADC filter design

- Front-end RC filter design and Multiple negative feedback band pass filter design

□ Quad Precision Linearity Unit(QPLU)

- QPLU introduction
- QPLU setup for ADC

□ QPLU for ADC Linearity test

- QPLU rapid dither algorithm for SAR ADC linearity
- How to set various output data format
- QPLU rapid dither algorithm programming
- How to check SAR ADC noise

□ Summary



High resolution SAR ADC testing on ETS364

2022

15

QPLU introduction


Quad Precision Linearity Unit(QPLU)

- Each PLU has two REF DACS(16bit)
- The SERVO loop consists of pedestal DAC, Dither DAC, PGA, and 16bit ADC.
- The Servo output has fixed mode and differential mode. The ADC we tested selects fixed mode, and only IN+ is connected to the Servo output.
- PLU also includes GND Force and GND Sense.

QPLU setup for ADC test

The QPLU setup requires a communication interface board (CIB), DPU-16, a QPLU and HP 3458A meter.

- CIB used to communicate between the QPLU and DPU-16 DSP
- DPU-16 capture DUT output code and process data based on DSP board
- HP 3458A meter calibrates the pedestal voltage QPLU forced and input buffer error.



Agenda

❑ SAR ADC

SAR ADC introduction
High resolution SAR ADC feature
Typical SAR ADC tests

❑ SAR ADC filter design

Front-end RC filter design and Multiple negative feedback band pass filter design

❑ Quad Precision Linearity Unit(QPLU)

QPLU introduction
QPLU setup for ADC

❑ QPLU for ADC Linearity test

QPLU rapid dither algorithm for SAR ADC linearity
How to set various output data format
QPLU rapid dither algorithm programming
How to check SAR ADC noise

❑ Summary



High resolution SAR ADC testing on ETS364


2022

18

QPLU rapid dither algorithm for linearity test

Rapid dither is a servo loop algorithm that searches the input voltage of the code left edge or right edge and takes hundreds or thousands of DUT code samples to find the code of interest. It consists of three stages.

- Transition Intercept (TI): quickly find code's input voltage, binary search, initial step size is large (100lsb or 200lsb), next step size is half of previous step size, during the search process, input using QPLU force pedestal voltage, output using DPU16 capture code for several samples, the average code will return to QPLU. After multiple QPLU searches, find the code of interest.
- Fast Dither (FD): fixed step size, typical is smaller than 1LSB, search results more accurate.
- Slow Dither (SD): smallest step size, typical 0.1LSB, take stable values' average as the code's input voltage




How to set various output data format

For ADC output data processing, the following factors will increase the complexity with multisite testing.

- Output type: serial or parallel
- Output data format: straight binary or twos complement

Here will use `dspgenlookuptable()` function, it can match various DUT output data formatting and data packing schemes.

Dspgenlookuptable() function




`dspDataPackingStr` includes output data width, output type serial or parallel, if serial, set MSB

Change ADC output code format by hardware

If want to change ADC output code format by hardware, can add a XOR gate for output pin. Below is the example how to change twos complement format to straight binary format.

- Add a XOR gate for Dout, allocate two DPU channels to XOR inputs and one DPU channel to XOR output.
- Reverse the 16th bit by XOR gate control to obtain straight binary output code.




QPLU rapid dither algorithm programming


- CUT loop: Code under test(CUT) table size
- TI loop, FD loop and SD loop
- Decision loop and Conversion loop

Multiple conversions per decision(MCPD) means average multiple DUT conversions without changing the servo loop voltage for one decision. The average value defines the direction of moving Dither DAC

Decision loop times decide how many times to change the direction




Qpluinterceptmode/qpludithermode use vector labels as input parameters




QPLU rapid dither MCPD setting

MCPD reduces the noise band and the likelihood of incorrect decisions. For example, find code 12 left edge

MCPD equal to 2 in TI, FD and SD loop



MCPD equal to 20 in TI, FD and SD loop



MCPD setting is based on Dither Avg code and Dither vin, most Dither Avg code should be target code and its edge code, Dither vin should be stable.

MCPD	max code	min code	max Vin	min Vin	delta Vin	LSB
2	13	9	2.082mV	1.914mV	167.59uV	2.197lsb
20	13	11	2.014mV	1.908mV	106.64uV	1.398lsb

Note: in SD loop, 1lsb=76.29uV




High resolution SAR ADC testing on ETS364

2022

How to check SAR ADC noise

Below two methods to check SAR ADC noise:

- Force a DC value, capture DUT output code many times and check if code fluctuate within normal range. In datasheet, code fluctuation is around 4.
- Force a pedestal value, use a small step size, increase step by step on the basis of the pedestal voltage, and capture each step's output code, see if the output code length is in 1lsb. PedestalDAC provides pedestal voltage, ditherDAC provides step size. This method is called DC sweep method.



Summary

- To optimize ADC performance to design front-end filter and band pass filter
- QPLU rapid dither method based on a servo loop algorithm is fast and accurate for 16-bit SAR ADC linearity testing.
- Provide DC sweep method based on QPLU dither DAC to display SAR ADC transition noise.

With Thanks to Our Sponsors!

Honored




金东唐科技

Distinguished

smiths
interconnect

TERADYNE

FELDMAN
ENGINEERING



自动化&智能化的综合方案供应商
Automation & intelligent integrated solution supplier

The logo for TestConX China features an orange square icon with a white circuit board pattern on the left. To its right, the text "TestConX" is in white, "中国" is in orange, and "China" is in white below it, with a small trademark symbol.

TestConX 中国
China™

is sponsored by

The background of the slide shows a pair of hands in blue nitrile gloves holding a square semiconductor chip. The chip has a grid of small holes and a central area with more complex patterns. The lighting is blue, creating a high-tech atmosphere.

smiths interconnect

Your Global Partner for Innovative
Semiconductor Test Solutions

Enabling the Next Generation of Technology Through Advanced Test Solutions

[TERADYNE.COM](https://www.teradyne.com)

COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the proceedings of the TestConX China 2022 virtual event. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at TestConX China. The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

TestConX, TestConX China, the TestConX logo, and the TestConX China logo are trademarks of TestConX. All rights reserved.