

High performance devices call for high performance test and burn-in solutions and require participation by the entire test ecosystem including contactors, sockets, the DUT board, along with the environment that testing takes place in and the methodology applied. This session provides insight to each step beginning with the development of a statistical model to identify the optimized bandwidth for spring probes. Next up is a look at environmental factors that can readily impact socket performance and thus indirectly test yield. The third presentation verifies test methodology to troubleshoot a device that is having issues in a very high performance test contactor to determine the cause of the issues and affect changes to prevent them from reoccurring. Lastly, we'll hear about the unique challenges to create an optimized test methodology for 25 to 40 GHz RF amplifiers, mixers, and down converters in LFCSP (QFN) and WLCSP packages, considering connectivity issues between DUT board and sockets.

Design of Experiments Using Spring Probe Parameters for Optimized Socket Bandwidth

Mike Fedde, Ila Pal—Ironwood Electronics, Inc.

Socket Performance vs. Environmental Conditions

Gert Hohenwarter—GateWave Northern, Inc.

Troubleshooting Test Oscillation Problems

Jeff Sherry—Johnstech International Corporation



Optimization of Package, Socket and PC Board for 25 to 40GHz RF Devices

Carol McCuen, Phil Warwick—R&D Circuits, Inc.

COPYRIGHT NOTICE

The paper(s) in this publication comprise the Proceedings of the 2013 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2013 BiTS Workshop. This version of the papers may differ from the version that was distributed in hardcopy & softcopy form at the 2013 BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by BiTS Workshop, LLC or the workshop's sponsors.

There is NO copyright protection claimed on the presentation content by BiTS Workshop, LLC. (Occasionally a Tutorial and/or TechTalk may be copyrighted by the author). However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop, LLC. All rights reserved.



Optimization of Package, Socket and PC Board for 25 to 40GHz RF Devices

Carol McCuen and Phil Warwick R & D Circuits



2013 BiTS Workshop March 3 - 6, 2013



Using simulation to understand and improve Socket and PCB performance

- HFSS, the 3D full-wave electromagnetic field simulator is used to predict performance and learn the effect of changes.
- ADS, EDA software for RF, Microwave and High speed digital application is used to create equivalent circuit to match the measurement data, .s2p file. Also, eye diagrams and deembedding can be done with ADS.

3/2013

Optimization of Package, Socket and PC Board for 25 to 40GHz RF Devices

2



3

Case study-QFN20 Elastech socket 25 GHz application

- Measured QFN20 Elastech socket, 650 um pitch, mounted on customer circuit board using VNA, swept to 30 GHz.
- IC side was probed using Cascade Microtech FPC probe with test insert and the other port was coaxial.
- There was an unexpected increase in the Insertion Loss at 25 GHz, to -10 dB. Return Loss was bad as well, -5 dB.
- · Want to have good performance to 30 GHz.
- The steps taken to find and fix the problem follow.

3/2013 Optimization of Package, Socket and PC Board for 25 to 40GHz RF Devices







5

Customer Circuit Board Improvements



- Notice the lack of grounding around the high frequency pin on the IC.
- Top circuit pattern ground fill could be increased.
- This ground fill would connect the two adjacent Ground pins on the IC and the Ground plate on the bottom side of the IC.

3/2013

<section-header><section-header><section-header><text><figure><page-footer>

Optimization of Package, Socket and PC Board for 25 to 40GHz RF Devices









Top View of model with ground wrap (blue).

- The inner edge of the elastomer is lined up with edge of ground fill.
- Two contacts on either side of signal contact are grounded.







Surprising results on Port 2, vertical coax.

Red Traces, S22 - More grounding and added Ground Wrap. Blue Traces, S22 - More grounding top layer circuit



Further Design Validation Mechanical Designer creates Solid Works model.

A section around RF_IN pin of the IC was cut out of the Interposer section of the Elastomer socket to be used in the HFSS Simulation.





Award Winning Performance







Award Winning Performance

15

Top view of the 0.35 mm radius Ground Wrap design.



- top ground layer cut away 0.7 mm wide.
- same procedure for each radius design.
- The circle centered on the signal contact in the center is the outer conductor of the Port 2 coax (vertical).
- The grey vias connect the ground portion of top layer to the bottom layer copper. There are vias that can't be seen below the round elastomer contacts
- 3/2013 Optimization of Package, Socket and PC Board for 25 to 40GHz RF Devices



Award Winning Performance

Ground Wrap design Comparison-The results from the 350 um radius new model did NOT match the improvement we got in last model. WHY? Different size ground wrap & more complex interposer







Award Winning Performance

The Smith Chart plot of the input and output return loss.

What can we do to improve the input Return Loss?



















Award Winning Performance



Circuit Model of the measurement Poor contact compression results in high contact resistance and higher capacitance than expected.





Award Winning Performance

Put the series L-R and parallel C from the Curve-fit Characterization into this Measurement circuit.







Red Trace - Mechanical Model with Ground Wrap







Award Winning Performance







Award Winning Performance

The Ground Plane on the bottom of the PCB is not removed.



3/2013

Optimization of Package, Socket and PC Board for 25 to 40GHz RF Devices

Ŭ





Ground Plane Removal Study for 350 um



- The removal of the PCB ground plane had a direct affect on the Port 1 return Loss.
- This has also caused a big change in the Port 2 Return Loss.

3/2013

Optimization of Package, Socket and PC Board for 25 to 40GHz RF Devices

33











Award Winning Performance

Improvement in the Port 1 Return Loss when PCB ground plane is removed.

Results for various Radii - 350 um to 550 um Resonance shifts in frequency with different radii.







Award Winning Performance



To complete study, change model from a perfect coax to a microstrip input.





Award Winning Performance





3/2013

Optimization of Package, Socket and PC Board for 25 to 40GHz RF Devices

41

Results for microstrip input model

- The results are very close to the model using the perfect coax
- S21 and S11 have improved by the same amount, Resonance is 3 GHz lower





Conclusion - Use Ground Wrap and Ground plane removal depending on the type of signal using the pin.

<u>Use</u>

 When the IC pin is an Input signal, i.e. RFin for an amplifier.

<u>Don't Use</u>

 When the IC pin is an Output signal, i.e. TX out.

For this example the return loss, S22, at 25 GHZ on the IC side was -18 dB without the ground wrap and removal and -11 dB with the ground wrap and removal.

3/2013 Optimization of Package, Socket and PC Board for 25 to 40GHz RF Devices

43

<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

Paper #4 22

44