

# ARCHIVE 2010

## TECHNIQUES, COMPONENTS & ADVANCES FOR NEXT GENERATION TEST

### **Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes**

Shaul Lupo, Omer Vikinski—Intel Corporation  
David Bogardus, Khaled Elmadbouly, Cody Jacob—Interconnect Devices Inc.

### **Multi Level Stacked Socket - Challenges & Solutions**

Mike Fedde, Ranjit Patil, Ila Pal, Vinayak Panavala—Ironwood Electronics

### **Advances in WSP - Wafer Socket Pogo-Pin Probing**

Norman Armendariz, James Tong—Texas Instruments

### **Answering the Call**

Thomas N. Bresnan—R&D Circuits

#### **COPYRIGHT NOTICE**

The papers in this publication comprise the proceedings of the 2010 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented, without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

All photographs in this archive are copyrighted by BiTS Workshop LLC. The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.

## Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

**Shaul Lupo, Omer Vikinski**

Intel

**David Bogardus, Khaled Elmadbouly, Cody Jacob**

Interconnect Devices, Inc.



2010 BiTS Workshop  
March 7 - 10, 2010




## CiS Development

- Background
- First Gen (1G) Solution
- Second Gen (2G) Solution
- dCiS + Elastomer Socket  
Advantages Upon Previous  
CiS Solution

## Background

- CiS (Capacitor in Socket), presented in ITC 2008
- Tester power delivery in high frequencies (>1MHz) is worse by definition versus system for SFF packages




3/2010

Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

3

## Background

### Dual Core Processor SFF IFDIM Z(f)




3/2010

Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

4

## CiS Solution Approach

- Embedded array capacitor in the test-socket used to reverse this equation.
- Including 3 types of pogo pins.




3/2010

Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

5

## First Gen (1G) CiS Solution

Original test socket, the embedded capacitor, and the prototype version




3/2010

Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

6

**First Gen (1G) CiS Solution**

Embedded capacitor by double PCB and MLCC components hybrid.




3/2010

Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

7

**First Gen (1G) CiS Solution**

Results




MEASURED IMPEDANCE PROFILES FOR ORIGINAL AND MODIFIED TEST SOCKET

3/2010

Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

8

## First Gen (1G) CiS Solution




3/2010

Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

9

## Second Gen (2G) CiS Solution

Build new socket based on original socket footprint working on Vanguard & Verigy platforms




3/2010

Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

10

## Second Gen (2G) CiS Solution

- Long pins for regular connection & short pins for the CAPS (2 types of pogo pins)



Cross section


3/2010

Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

11

## Second Gen (2G) CiS Solution

- Modify pogo pin tip to a wider one to enable good contact to CAP pad, meet CAP case. Standard LGA plunger tip may miss the cap electrodes due to tolerance variations.
- The custom pin design to penetrate oxidization layer on capacitor surfaces to insure low contact resistance.



3/2010


Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

12



## Second Gen (2G) CiS Solution

- Bottom side: Assign cavities for 0603 CAPS




3/2010

Next Generation CiS (Capacitor in Socket) Featuring  
Discrete Capacitors and Elastomer Hybrid Schemes

13

## Second Gen (2G) CiS Solution

CAPS location  
(assign CAPS for every P.S.)



3/2010


Next Generation CiS (Capacitor in Socket) Featuring  
Discrete Capacitors and Elastomer Hybrid Schemes

14



## Second Gen (2G) CiS Solution

- Assemble Elastomer (Kapton material), on bottom side
- Elastomer is functioning as a retainer for non CAP pogo pins and as continuity BTW CAP to PCB in CAPS edge location



3/2010

Next Generation CiS (Capacitor in Socket) Featuring  
Discrete Capacitors and Elastomer Hybrid Schemes

15

## dCiS + Elastomer Socket 2G Advantages over 1G CiS Solution

- Lower Cost:
  - Due to using two types of pogo pins VS. 3 types in previous solution.
  - Due to using longer pins in CAPS corridor since CAPS located at the bottom. At the previous solution array cap located in the middle, thus pogo pins are shorter.

3/2010

Next Generation CiS (Capacitor in Socket) Featuring  
Discrete Capacitors and Elastomer Hybrid Schemes

16

- Cycling: Life cycle is higher in the new solution since pogo pins at CAPS corridor are longer
- Flexibility: CAPS replacement to another values and CAPS depopulation. Previous solution is not flexible, need new array CAP (with new CAPS values) for replacement, no option to do CAPS depopulation.

3/2010

Next Generation CiS (Capacitor in Socket) Featuring  
Discrete Capacitors and Elastomer Hybrid Schemes

17

- **Maintenance & Complexity:**
  - Previous solution is much more complex for maintenance:
    - Need to keep 3 types of spare pogo pins VS. two types in the new solution
    - Pogo pins array CAP & CAP pogo pins replacement is more complicated in previous socket VS. new socket

3/2010

Next Generation CiS (Capacitor in Socket) Featuring  
Discrete Capacitors and Elastomer Hybrid Schemes

18

## Socket Validation

- Customer Requirements
- Socket Construction
- 100K Validation

3/2010

Next Generation CiS (Capacitor in Socket) Featuring  
Discrete Capacitors and Elastomer Hybrid Schemes

19



## Customer Requirements

1. Replacement with current POR, follow footprint, KOZ and height of 3.80mm.
2. Simplified socket solution, providing easy serviceability and minimize number of components.
3. Average signal pin CRES to be  $<90 \text{ m}\Omega$ .
4. Current carrying capacity is 3.0 amps.
5. Total force per pin is 22 grams.
6. Test temperature -  $40^{\circ}\text{C}$  to  $120^{\circ}\text{C}$ .
7. Meet or exceed targeted cost & cycle life.

3/2010


Next Generation CiS (Capacitor in Socket) Featuring  
Discrete Capacitors and Elastomer Hybrid Schemes

20



## 100K Cycle Validation

The bottom of the Spring Probe Ring is making strong mark on the Capacitors.




3/2010

Next Generation CiS (Capacitor in Socket) Featuring  
Discrete Capacitors and Elastomer Hybrid Schemes

23

## 100K Cycle Validation

Elastomer columns make clear  
impression mark on the Capacitors.





3/2010

Next Generation CiS (Capacitor in Socket) Featuring  
Discrete Capacitors and Elastomer Hybrid Schemes


24





## 100K Cycle Validation

(80 Pins, Cap & Elastomer; SN # 4) 100K CRES




3/2010

Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

27

## Socket Validation



After the 100K cycling, socket still looks like new. Socket received no cleaning through entire validation test.

3/2010

Next Generation CiS (Capacitor in Socket) Featuring Discrete Capacitors and Elastomer Hybrid Schemes

28



## Multi Level Stacked Socket Challenges & Solutions

**Mike Fedde, Ranjit Patil, Ila Pal &  
Vinayak Panavala  
Ironwood Electronics**



2010 BiTS Workshop  
March 7 - 10, 2010



### Content

- Introduction
- Multi Level IC Configuration
- Multi Level IC Test Need
- Multi Level IC Socket Configuration
- Electrical Simulation
- Stack up Alignment Challenges
- Stack up Force Challenges
- Conclusion

**Multi Level IC Configuration & Forecast**

**3-D IC STACKING OPTIONS**

Stacked-die package

Package-in-Package stacking

Package-on-Package stacking

**PACKAGING INTERCONNECT TRENDS**

Percent of Total ICs

100% Bare Die (COB)

90%

80%

70%

60%

50%

40%

30%

20%

10%

0%

1980 1985 1990 1995 2000 2005 2010 2015 2020

Through Hole (TO & DIP)

Surface Mount (SO, LCC, QFP)

Modified Leadframe (QFN)

Wire Bond Array Package

Flip Chip Array Package

Direct Flip Chip (WL CSP) (COF, COG)

Stacked Die

Stacked Package

Embedded PCB



3D (Die-to-Die)

- According to Prismark, In 2020 - 3D packaging share of 7% might total well over 30 billion components that employ stacking technologies.

3/2010 Multi Level Stacked Socket Challenges & Solutions 3

**Multi Level IC Test Need**

- Test processor by itself in a socket
- Test processor signals using a probe which is interfaced between processor and target PCB
- Test processor with memory soldered
- Test processor with replaceable memory
- Test memory signals using a probe which is interfaced between memory and processor
- Test memory signals and processor signals using memory probe and processor probe in the stack up between memory and processor on target PCB



### Multi Level IC Socket Configuration

Single level  
Processor soldered on probe
Two level  
Processor & Processor probe

3/2010      Multi Level Stacked Socket Challenges & Solutions      7

### Multi Level IC Socket Configuration

Two level  
PoP & Processor probe
Three level  
Processor, Memory & Processor probe

3/2010      Multi Level Stacked Socket Challenges & Solutions      8

### Multi Level IC Socket Configuration

Three level  
Memory soldered probe,  
Processor & Processor probe

3/2010

Three level  
Memory probe, Processor  
& Processor probe

Multi Level Stacked Socket Challenges & Solutions

Four level  
Memory, Memory probe  
Processor & Processor probe

9

### Multi Level IC Socket Configuration

Processor

3/2010

Memory

2<sup>nd</sup> level elastomer interface  
between memory & processor


Compression fixture for  
uniform force distribution

10

Multi Level Stacked Socket Challenges & Solutions



## Multi Level IC Socket Electrical Challenges



3/2010



Multi Level Stacked Socket Challenges & Solutions

11

## Multi Level IC Socket Electrical Challenges



Four wing probe for DDR memory



Two wing probe for DDR memory with optimized signal routing

Source: Agilent Technologies

3/2010


Multi Level Stacked Socket Challenges & Solutions

12

**Electrically Transparent Probing**

Without interposer

With interposer




Source: Agilent Technologies

3/2010

Multi Level Stacked Socket Challenges & Solutions

13

**Multi Level Stack Up Alignment Challenges**



**Configuration 1: Processor and Memory**

1. Processor is shifted 0.25mm to left with IC guide and Ball guide.
2. From 0.25mm shifted position Memory will be centered on the Ball guide and IC guide.


3/2010

Multi Level Stacked Socket Challenges & Solutions

14



## Multi Level Stack Up Alignment Challenges



### Configuration 2: Processor and Memory Probe


1. Processor is shifted 0.25mm to left with IC guide and Ball guide.
2. From 0.25mm shifted position Memory probe will be centered.

3/2010

Multi Level Stacked Socket Challenges & Solutions

15

## Multi Level Stack Up Alignment Challenges



### Configuration 3: Processor, Probe board and Memory

1. Processor is shifted 0.25mm to left with IC guide and Ball guide.
2. From 0.25mm shifted position Probe board will be centered.
3. PoP memory is shifted 0.25mm to left with IC guide and Ball guide.

3/2010

Multi Level Stacked Socket Challenges & Solutions

16

### Multi Level Stack Up Alignment Challenges

**Configuration 4: Processor Probe, Processor, Memory Probe and PoP**

1. Processor and POP sits 0.25mm shifted with pattern on target board. Processor probe and memory probe sits centered with respect to target board.
2. Vertical elastomer on first layer.

3/2010 Multi Level Stacked Socket Challenges & Solutions 17

### Multi Level Stack Up Alignment Challenges

IC guide  
Ball guide  
Elastomer guide  
Alignment pin

0.04mm  
0.11mm  
0.40mm Pitch  
Processor  
Elastomer  
Nominal contact area  
Target board

3/2010 Multi Level Stacked Socket Challenges & Solutions 18


## Multi Level Stack Up Alignment Challenges

Processor/Elastomer/PCB tolerance	: $\pm$
PCB Alignment Hole position	: +0.025mm
Ball guide Alignment Hole position	: +0.025mm
PCB Pad location/Size	: +0.05mm

=0.1mm off from nominal location


With 0.24mm minimum pad diameter for 0.4mm pitch BGA, elastomer contacts more than 58% of the pad. This XY variation occurs on each level of the stack up. Similar calculations were made for Z variations and manufacturing tolerances were updated such that 60% of pad is covered by elastomer.

## Multi Level Stack Up Force Challenges



Force balance using additional non-conductive rubber

**Multi Level Stack Up  
Force Challenges**



- Force balance using angled interposer itself
- Shift allows normal force to be lower than vertical interposer

3/2010

Multi Level Stacked Socket Challenges & Solutions

21

**Multi Level Stack Up  
Force Challenges**

- Force data for a four level interconnect stack up shown as per ball count
- Series network of forces are balanced at each level either by using an additional non-conductive rubber or elastomer by itself

	Elastomer	Ball Count	Force/Ball, gm	Total Force, Kg
POP	Angle	169	30	5.07
Memory Probe				
Memory Probe	Angle	169	30	5.07
Processor				
Processor	Angle	515	30	15.45
Processor Probe				
Processor Probe	Straight	515	35	18.025
Target Board				

3/2010

Multi Level Stacked Socket Challenges & Solutions

22

### Conclusion

- 3D packages are the future
- Pitch, pin count , performance complexities increase due to consumer demand
- Two level package needs four level interconnect for development
- XYZ alignment challenges in each interconnect level push manufacturing capabilities to its extreme
- Force balancing at each level enables innovative design and requires new materials with unique properties

## Advances in WSP- Wafer Socket Pogo-Pin Probing

Norman Armendariz  
James Tong



2010 BITS Workshop  
March 7 - 10, 2010



### CONTENT

- Introduction
- WLCSP- Wafer Level Chip Size Packaging
- Probe Technology Comparisons
- WSP Advantages
- Application Areas
- WSP vs. Cantilever on Bumps
- WSP vs. C-VPC on Bumps
- WSP Kelvin Crown vs. Flat-Tips
- Effect of Probe Materials on Lifetime
- Effect of Angled Probe Tips on Bumps
- Effect on Bump and AI-Pads Integrity
- WSP Interchangeability
- WSP Flip Chip Strategy
- WSP COO
- WSP Summary

### INTRODUCTION

- WSP- Wafer Socket Probe card technology based on pogo-pin contacts has been qualified for testing WLCSP- Wafer-Level Chip Size Packages on 250  $\mu\text{m}$  diameter solder bumps at 400  $\mu\text{m}$  pitch, instead of current Cantilever and C-VPC; Conventional Vertical Probe Cards.
- WSP card technology has demonstrated a reduced cost of operations with increased electrical and physical performance, and is increasingly displacing conventional wafer-probe methods for WLCSP Devices requiring RF, Non-RF and Non-RF w/ Kelvin capabilities on test floors.

3/2010

Advances in WSP- Wafer Socket Pogo-Pin Probing


3

### WLCSP

Texas Instruments has been successfully integrating WSP- Wafer Socket Probe technology; primarily for WLCSP- Wafer Level Chip “Size” Packages using solder bump interconnections into TI and Sub-Con Test Floors.



400  $\mu\text{m}$  pitch



WSP is categorized into (4) major wafer-level probing applications, from 400 to 150 $\mu\text{m}$  pitch on 250 to 75 $\mu\text{m}$  diameter solder bumps and Al pads.

- RF-Radio Frequency
- NRF-Non RF
- NRF-Non RF w/ Kelvin
- FC-Flip Chip










3/2010

Advances in WSP- Wafer Socket Pogo-Pin Probing

4



### PROBE TECHNOLOGY COMPARISONS

<p>Cantilever: Needle Cards</p> 	<p>C-VPC: Conventional Vertical Cards</p> 	<p>WSP: Wafer Socket Probe Pogo-pin</p> 
		
		

3/2010
Advances in WSP- Wafer Socket Pogo-Pin Probing
5

### WSP MAJOR ATTRIBUTES


- Self-Aligning 4 pts
- Bump Damage < CVPC
- No Reflow Required
- Hand-Test Capable
- Lifetime > 3 M TDs
- PC Analyzer Not Req'd.
- Single-pin repairable
- CRes < CVPC
- Cost ~85% of CVPC
- Cleaning < CVPC
- Kelvin Capable 400um
- Deflection > CVPC
- Force < CVPC
- Interchangeable

3/2010
Advances in WSP- Wafer Socket Pogo-Pin Probing
6





**WSP vs C-VPC: CRes Comparison**




Immediate Re-probe

First Pass Probe

WSP demonstrated better contact, measured by CRes, in terms of lower Immediate Re-probe and higher First Pass-Probe rates, as compared to the C-VPC probe head.

**WSP vs. C-VPC Probe Tip Effects**




Four WSP pogo pin Crown tips self-align and "pierce" the sides with min. damage and no effect on ball ht. with min. CRes. Valleys between tips allow debris to channel away during probing.

C-VPC Flat tips "impact" the top side of the ball. Ball height affected. CRes not as stable, requiring more force and more cleaning to remove compacted debris and may require reflow.



**WSP-Kelvin Crown vs. Flat Tips**




A Kelvin measurement uses (2) probes to contact (1) solder ball. Gate-Drain Kelvin Voltage Drop shows 6pt Crown Tips contact more stable than Flat-Tips. However, gap between indent marks ~ 10  $\mu\text{m}$  more for 6 pt Crown tips vs. Flat- Tips.

3/2010

Advances in WSP- Wafer Socket Pogo-Pin Probing

13

**Solid Pd-Alloy Probe Material Wear Characteristics**




Wear observed from WSP solid Pd-alloy pogo pin crown tips exhibited lifetimes exceeding 3 M TDs with "valleys" facilitating self-cleaning processes.

3/2010

Advances in WSP- Wafer Socket Pogo-Pin Probing

14

**Au/Ni-Plated Probe Tip Material Wear Characteristics**



Wear observed from WSP Au/Ni plated pogo pin crown tips exhibited lifetimes exceeding 2 M TDs.


3/2010

Advances in WSP- Wafer Socket Pogo-Pin Probing

15

**WSP Angled-Probe Tip Effect on Bump**

Performed DOE to understand the effect of using Probe tips with 45 and 70° Angled Tips on a Solder Ball surface.



Probed in 10 um increments across a 300um dia. solder ball surface.


3/2010

Advances in WSP- Wafer Socket Pogo-Pin Probing

16

**Angled Probe Tip Characterization**

Results showed that the 70° rake angled tip would deform “shed” ball at ~60um and the 45° tip would “shed” ~70 um from the solder ball edge.



Although good electrical contact was observed on the “No Mark” side; Lack of a mark considered problematic for test floor operations.

**WSP Effect on Bump Integrity**


CRes Avg (Ω) >	Mean	Std Dev	Min	Max	12.522	13.513	14.504	15.496
0 TDs	13.65	0.4245	12.60	15.09	[Histogram]			
30 TDs	13.85	0.4679	12.68	15.19	[Histogram]			
90 TDs	13.52	0.3243	12.57	14.39	[Histogram]			
110 TDs	13.95	0.4577	12.52	15.02	[Histogram]			
	14.29	0.4015	12.65	15.08	[Histogram]			
	14.11	0.5381	12.61	15.50	[Histogram]			
	14.07	0.5734	12.60	15.24	[Histogram]			



No statistically difference observed after repeatedly probing a WLCSP solder ball > 110 TDs, in terms of CRes or damage to RDL or DUT.



**WSP on Al-Pad Integrity**




Probed a wafer with WSP radiused pogo-pins in 2 separate regions, each with different probe over-travel conditions (2.5 and 3.5mils).

In each of these 2 regions, an increasing number of touchdowns (1x to 8x) were repeatedly applied to the same (90 x 90um) Al pad, but on different die within different TD x sections of the wafer.

**WSP Probing Effect on Al Pads**


After probing, each segment chemically de-processed / inspected for any damage / cracking caused to the underlying DUT circuitry.



**WSP Interchangeability:**

Universal standard mounting / alignment ring on the PCB developed to facilitate “swapping” probe heads from the same or different probe head suppliers with following advantages:


- A new PCB design is not required.
- Simplifies the layout; becomes probe head manufacturer independent.
- Multiple vendors can be utilized on the same PCB allowing for multiple sourcing.
- Mounting rings can be bought in bulk and ahead of time.




WSP Probe Head utilizing the universal mounting / alignment ring on PCB

**WSP Flip-Chip Strategy**

Leverage the attributes of WSP “crown” tip pogo-pins, as demonstrated on 400 um pitch (250µm bump diameters) WLCSP bumped devices, but scaled-down to apply on Flip Chip bump geometries, >150um pitch (75µm spherical bump diameters).



**COO- COST OF OWNERSHIP**



ISMI Probe COO empirical model shows WSP technology as a more cost-effective test solution than current technologies for a particular WLCSP device evaluated.

**WSP SUMMARY**

- WSP targeted to displace all of the Cantilever that probe bumped WLCSP devices.
- WSP expected to increasingly displace Cantilever that probe AI-pads, if within WSP geometric capability.
- WSP expected to increasingly displace most C-VPC used on both WLCSP and Flip Chip Devices.

### ACKNOWLEDGEMENTS

John Hite  
Rich Lewis  
David Tanner  
Stan Ferrell  
Scott Delmont  
Charles Hart  
Dan Stillman  
Golden King  
Donny Stanton  
Spencer Tang  
Damien Lewis

Alan Castillo  
Rodolfo Gamboa  
Michael Harris  
Dale Ohmart  
Minette Ohmart  
Al Weglietner  
Angel Melquiadez  
Ace Arricivita  
Ronald Payumo  
Mike Yadzani  
Jesse Ko



## Answering the Call

**Tom Bresnan**  
**R&D Circuits**



2010 BITS Workshop  
March 7 - 10, 2010



- “While Moore’s Law has spawned a profusion of product features and functions through ever cheaper and abundant transistors, it has left test with increasing complexity and cost. ...

**Navid Shahriari**  
Director of Sort Test Technology Development  
Intel Corporation  
BITS 2009 Distinguished Speaker

...Additionally, market forces necessitate ever-smaller form factors as mobile products become ubiquitous. ...



3/2010

Answering the Call

3

...This combination of shrinking geometry, increasing bandwidth and expanding features creates a confluence of mechanical, electrical and thermal challenges that run head-on into a severely cost constrained environment in the midst of an economic downturn.”

3/2010

Answering the Call

4



## Agenda

- Answering the Call!
- Inspiration
  - Navid’s presentation
  - Detofsky (et al) presentation
- Moore’s Law is Alive and Well
  - It all comes together at the test interface


3/2010

Answering the Call

5

## The Problem Statement

- Aggressive package scaling continues on modern microprocessors



3/2010

Answering the Call

6

## The Problem Statement..

- Package designers trade off
  - Package area reductions
  - On-package components
    - capacitors
- Removal means
  - Power integrity burden
    - Motherboard
    - DIB

3/2010

Answering the Call

7

## Comparing the TIU and CRB


- The TIU has decoupling capacitors much farther away from the DUT than the CRB (Customer Reference Board)
- Next few slides courtesy Intel and used with permission. (Abram Detofsky, et al)

3/2010

Answering the Call

8

## Comparing the TIU and CRB




3/2010

Answering the Call

9

## Alternative Solutions

- Recessed cavity PCB




3/2010

Answering the Call

10

## Alternative Solutions

- Embed capacitors (in socket body)




3/2010

Answering the Call

11

## Intel proposed solution


- CiS (capacitor in socket)



3/2010

Answering the Call


12



- ### The drawbacks
- High risk PCB manufacturing
  - New mechanical structures
    - Components in socket body
  - Devices in socket
    - Multiple spring pin dimensions
    - Load matching
    - Distributed / shared capacitance
      - Diminished?
- 3/2010 Answering the Call 14

## Recessed cavity PCB

- High risk PCB manufacturing
- Sequential laminations = \$\$




3/2010

Answering the Call

15

## Embedded capacitors

- New combination of component and socket
- More pins = more inductance



3/2010

Answering the Call

16



## CiS

- Component / socket combination
- Manufacturing complexities / tolerances

3/2010      Answering the Call      17

## CiS contactor

3/2010      Answering the Call      18

## Proposed Solution


- Standard board manufacturing
  - Some risk (low)
- Components / PCB
  - No new combination of materials / processes
- Various options
  - Not just power delivery

3/2010

Answering the Call

19

## Embedded Components




3/2010

Answering the Call

20

## Embedded Components




3/2010

Answering the Call

21

## Embedded Components




3/2010

Answering the Call

22

## Embedded Components



A microscopic image showing two rectangular components embedded in a substrate. Each component is connected to the substrate by two vertical gold-colored leads. Small horizontal lines are visible on the substrate surface below each component.

3/2010 Answering the Call 23

## Proposed Solution

- Power delivery
  - Capacitors assembled under layer one
  - Scalable to pitch
  - Variety of attachment methods
    - Solder
    - Conductive epoxy

3/2010 Answering the Call 24

## Proposed Solution


- Via transition elimination
  - Capacitors assembled on circuit layers
    - Eliminates need for via to surface and back
  - Space for vias already allotted
    - Similar design rules

3/2010

Answering the Call

25

## Surface mount w/ vias




3/2010

Answering the Call

26

## Embedded, no vias




3/2010

Answering the Call

27

## Embedded, multiple layers



3/2010

Answering the Call

28



### IST PWB Reliability Testing

- I.S.T. = Interconnect Stress Test
- Determines overall reliability of PWB
- Tests Copper Interconnection AND Material
- IPC Approved Test Method
- Industry Wide (Customer) Acceptance

3/2010

Answering the Call

29

### I.S.T. Defined

- Interconnect Stress Test
  - Thermal Cycles by Electrically Heating an IST Test Coupon
  - Continuously measures resistance of the circuits during cycle
  - 10% Increase in Resistance is Failure – Test Stops in Seconds

3/2010

Answering the Call

30

## Test Plan

- TV22029A
  - S1 buried capacitors only
  - S2 for buried capacitors connected to a thru hole
  - S3 for L4-L19 plated thru holes
  - S4 plated thru holes

3/2010

Answering the Call

31

## The Test Plan


- S1 & S2 measurements (in pF)
  - AR, Bake, Pre-Con, x100
    - Bake = 150°C – 2 hours
    - Pre-Con= 2x reflow @ 210°C
      - Simulate 2 assembly cycles
  - 1,000 cycles to 110°C

3/2010


Answering the Call

32

# The Coupon



# Thermal Cycling – Cross Section Animation




3/2010

Answering the Call

34

**Results – coupon 1b**




3/2010

Answering the Call

35



**Results - coupon 1d**



3/2010

Answering the Call

36



## Challenges

- Very complex contactor
  - Their words
  - Multiple pin dimensions
  - Factory maintenance a concern
  - Scalability
- How can the supply base address these concerns?
- How can we do this better?

3/2010

Answering the Call

39

## Conclusions

- Answering the call!
- Removed the challenges
  - of the complex contactor
- Standard manufacturing processes
- Test results!

3/2010

Answering the Call

40



## Acknowledgements

- Intel
  - Abram Detofsky
  - Omer Vikinski
  - Tim Swettlen
  - Shaul Lupo
- R&D Circuits
  - Joe Piskorski
  - Rodney Ames

3/2010

Answering the Call

41

## Author Contact Info

- Tom Bresnan
  - [tbresnan@rdcircuits.com](mailto:tbresnan@rdcircuits.com)

3/2010

Answering the Call

42