



# 2007

# HOT TOPICS

## ARCHIVE 2007

### ADVANCEMENTS IN CONTACTING LEADING EDGE PACKAGES

#### **“Novel Low Cost Test and Burn-in of Wafer Level Packaging”**

**Belgacem Haba, Ph.D., David Ovrutsky, Guilian Gao, Ph.D., Vage Oganessian**  
Tessera, Inc.

#### **“A New Probe Card Approach for Wafer Level Chip Scale Package Testing”**

**Norman J. Armendariz, Ph.D.**  
Texas Instruments, Inc.

#### **“POP Rocks: Approaches to Socketing Package-on-Package Devices”**

**Jon Diller, Kiley Beard, Jamie Andes**  
Interconnect Devices, Inc.

#### **COPYRIGHT NOTICE**

The papers in this publication comprise the proceedings of the 2007 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented, without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

All photographs in this archive are copyrighted by BiTS Workshop LLC. The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.

## Novel Low Cost Test and Burn-in Wafer Level Packaging

2007 Burn-in and Test Socket Workshop  
March 11 - 14, 2007



Belgacem Haba, Ph.D., David Ovrutsky  
Guilian Gao, Ph.D. and Vage Oganesian  
Tessera, Inc.

### Agenda

- Background
- Wafer Level Packaging and why?
- What needs to be done?
- Results
- Conclusion

### Agenda

- Background
- Wafer Level Packaging and why?
- What needs to be done?
- Results
- Conclusion

03/2007

3

[BITS MARCH 12 – 15, 2006](#)

## Are Sockets Required for Test and Burn-in ?

2006 Burn-in and Test Socket Workshop

March 12 - 15, 2006


Belgacem Haba, Ph.D.

**Tessera, Inc.**




BiTS March 12-15, 2006

Micro Contacts: 0.8 x 0.8 mm pitch




BiTS March 12-15, 2006  
Existing Testing and Burn-In



BiTS March 12-15, 2006

Micro Contacts Test and Burn-In




- No sockets required
- Tolerance issues mitigated
- Much lower cost

03/2007

7

BiTS March 12-15, 2006

Prototype Testing



- Simple contact direct to board
- Similar housing could be used for Test/Burn-In

03/2007

8

BiTS March 12-15, 2006


Summary

- Introduction of micro contact technology
- Scalability to fine pitch and high I/O
- Cost reduction path for test & burn-in
- Versatile approach can be leveraged in many applications
- Stay tuned.....

03/2007

9

We are proposing  
a socket-less  
Wafer Level  
Test and Burn-in



03/2007

10

## Agenda


- Background
- Wafer Level Packaging (WLP) and why?
- What needs to be done?
- Results
- Conclusion

03/2007

11

## WLP Promise

- Low Cost
- High parallelism
- Merge front end and back end
- Minimize component handling
- Test and burn-in in a wafer form




03/2007

12

## Ensuring WLP Reliability


- Reliability deteriorates as:
  - Die size increases
  - Ball size decreases (or ball pitch)
- High reliability achieved if:
  - Die smaller than 5x5 mm
    - No need for underfill
  - Die larger than 5x5 mm
    - Need underfill or compliancy



03/2007

13

## Where does WLP fit?




03/2007

14



## High Volume WLP Today

- Simple redistribution layer with solder bump
- Mainly used for very small die, low I/O (analog, integrated passives, power MOSFETS)
  - Very low cost; 1000s die per wafer
- Limited because of reliability issues above 5x5 mm die size



Flip Chip Technologies  
UltraCSP

03/2007

15

## WLP Challenges

Established wire bonding infrastructure



- Assembly Infrastructure
- Reliable larger die
- Test infrastructure

03/2007

10,000's per wafer



100's per wafer




- RDL, bumping capacity increasing
- 300 mm WLP more cost effective
- Compliant WLP is reliable
- Oxide-free, compliant contact enables test
- Die shrink remains an issue


16

## Form Factor Wafer Probe

- Wafer Probe Cards
- 6" and 8" wafers  
DRAM  
Flash  
Microprocessors
- Technology based on  
MicroSpring®



The Leading Edge: **FormFactor**  
for Parallel Memory Probing




PH 150, 6 Inches  
**9867 contacts**  
253 parallel DUTS  
6 touchdowns  
300 MM wafer

03/2007


17

## Aehr Test-Test/ BI Partner

- Aehr Systems have available test and burn-in systems
  - Based on wafer cassettes
  - Use contactors interposer between wafer and board
  - Up to 14 wafers per load




Micro Pogo Springs



03/2007

**Potential Cost Reduction**



Ref: S. Steps, AEHR Test Systems, CAST, Barcelona 2005

03/2007

19

**Agenda**

- Background
- Wafer Level Packaging and why?
- **What needs to be done?**
- Results
- Conclusion

03/2007

20

## Targeted WLP Attributes

- Low cost, HVM process
- Testable structure in wafer form (Cu posts)
- Reliable for large die such as DRAMs (Compliant bumps)
- Use available infrastructure




03/2007

21

## What's needed to be done?

- Metal posts incorporated in the WLP
- Very good co-planarity of the WLP post tips
- Compliancy under metal posts to mitigate
  - co-planarity of the metal posts
  - test board warpage
- Manufacturable process
- Low cost



03/2007

22


## Agenda

- Background
- Wafer Level Packaging and why?
- What needs to be done?
- Results
- Conclusion

03/2007


23

## Model Geometry



03/2007

24




### Printing of bumps

wafer


- Silicon bumps
- Cost effective process
- Desired target 60 μm
- Variation too large

03/2007 26



wafer


### Protect the bumps



- Cover bumps with protective layer


Bumps covered by protective layer

03/2007 27



wafer


### Grinding of bumps



- 

TTV (chip) – 3.5  $\mu\text{m}$   
TTV (wafer) – 13.7  $\mu\text{m}$

03/2007 28



wafer

## Copper Post Formation

**Process Flow**

**Compliant bump**  
Bond pad, DRAM wafer, Compliant bump


**Ti deposition**  
Sputtered prime metal

**EDPR I**  
Opened metal areas, Electrophoretic photoresist

**EDPR I Strip**

**Cu lead electroplating**  
Electroplated Cu

03/2007 29



wafer

## Copper Post Formation Cont.

**Process Flow Cont.**

**EDPR II**  
Thick electrophoretic photoresist, Opened copper areas

**Ti etch**  
Copper Pin

**Cu pins electroplating**  
Thickened electroplated copper

**EDPR II Strip**  
Thickened electroplated copper


**Demonstrator**

Demonstrator



03/2007 30



**Typical cross section**



- Pin height – 20-30 $\mu$
- Pin Diameter – 80 $\mu$




03/2007

31


**Copper Posts Co-planarity**

**Profile**


**Before Overcoat**



**Profile After Overcoat**



**Cross Sections**



**Wafer Level Co-planarity**





Wafer #	Pin Center, $\mu$ m	Pin South, $\mu$ m	Pin West, $\mu$ m	Pin North, $\mu$ m	Pin East, $\mu$ m	AVG, $\mu$ m	STDEV, $\mu$ m	TTV, $\mu$ m
1	16.5	21.5	24.1	18.5	21.5	21.4	2.29	7.6
2	29.8	24.1	31	30.9	23.5	27.3	4.14	7.5
3	32.7	34.2	36.3	34.8	34.7	35.0	0.91	3.6
4	28.7	29.6	30.8	28.5	24.6	28.4	2.69	6.3

03/2007

32

**Metal Redistribution**

**Process Flow**




03/2007

33

**Reliability**

- Board level temperature cycling
  - -40°C to 125°C ( 1 hour cycle)
  - 1600 cycles, no failure
- MSL 1: 125C / 24hr + 85C/85%RH = 3 x reflow
- TH 85C/85%RH, 1000hrs
- PCT 120C/100%RH, 2atm/196hrs



03/2007

34

**Parasitic RCL parameters**


Model	C, [pF]		L, [nH]
	166 MHz	1 GHz	
WLP	0.066	0.065	1.62

Acceptable value for DRAM application

03/2007

35

**Wafer Level Testing**



- Use silicon wafer as a probe substrate
- Achieved 100 % contact
- Good contact with forces from low up to 40 g per pin

03/2007

36

## Agenda

- Background
- Wafer Level Packaging and why?
- What needs to be done?
- Results
- Conclusion

03/2007

37

## Summary

- Demonstrated a complaint wafer level packaging (WLP) for large die
- Demonstrated a WLP structure testable without socket interposer
- Demonstrated a reliable WLP structure mounted on board
- Stay tuned for more data to come

03/2007

38

**THANK YOU**

03/2007

39

## A New Probe Card Approach for Wafer Level Chip Scale Package Testing



2007 Burn-in and Test Socket Workshop  
March 11 - 14, 2007



**Norman J. Armendariz, PhD**

## AGENDA

- The Need
- WSP-Wafer Scale Packages
- WSP- Manufacturing Test Flow
- Current WSP Probe Card Technologies
- New WSP- Probe Card Concept
- Challenges
- WSP Comparative Summary
- Discussion

## THE NEED

TI has been testing packages at final test after singulation for some time. However, the increasing use of WLCSP- wafer level chip scale package formats require cost-effective RF testing at the wafer-level or before singulation to further reduce test costs and be globally competitive.

03/2007


Wafer Level Probing of WLCSP

3

## TI-WCSP Wafer Chip Scale Packages


### NanoStar™

- WCSP with eutectic SnPb Solder



### NanoFree™

- WCSP with Pb-Free Solder



03/2007

Wafer Level Probing of WLCSP

4

**WCSP- Redistribution Layer-RDL**







Image Courtesy of the Tucson Reliability Test Lab

03/2007

Wafer Level Probing of WLCSP

5

**WLCSP w/ RDL Examples**




03/2007

Wafer Level Probing of WLCSP


6






- ### Current Wafer Level Probe Card Technologies
- Cantilever- (Needle Probes)
  - Vertical- (Buckling Beam)
  - Membrane (Beam Probes) RF
- The date '03/2007' is at the bottom left, 'Wafer Level Probing of WLCSP' is at the bottom center, and the number '8' is at the bottom right.

### Conventional Cantilever



Cantilever Probes




RDL    BUMP    UBM    Silicon


F  
D

03/2007      Wafer Level Probing of WLCSP      9

### Vertical Buckling Beam



Buckling Beam Probes




RDL    BUMP    UBM    Silicon



F  
D

03/2007      Wafer Level Probing of WLCSP      10

**Membrane RF Probe Beams**



Probe Beams



03/2007

Wafer Level Probing of WLCSP

11

**Current WSP Probe Card Status**

Both cantilever and VPC probe cards exhibited limited electrical properties as well as other physical & operational limitations.

Membrane probe cards have been employed for those applications that need controlled impedance for RF (radio frequency) testing, but at some cost and also with similar physical and operational limitations.

03/2007

Wafer Level Probing of WLCSP

12

**Thus, WSP Probe Card Concept**


Convert or modify FT-final test boards, which already use similar sockets and RF pogo pins into a wafer level probe card for WLCSP- wafer level chip scale packages requiring RF testing and avoid an expensive probe card to skip the RF FT step!!!.

03/2007

Wafer Level Probing of WLCSP

13

**Vertical RF Pogo-Pin**



03/2007

Wafer Level Probing of WLCSP

14

## WSP Probe Card Integration Challenges

Initial probe cards were found to have a number of design / fabrication violations which made it difficult to mechanically and/or operational integrate for wafer-level testing on TI probers and test floors. Major issues :

- **Socket/ Pogo-Pin Design**
- **Prober/tester Interface**
- **Alignment Algorithm**
- **Cleaning**

03/2007

Wafer Level Probing of WLCSP

15

## WSP Probe Card Design/ Fabrication



Wafer Side (L) and insulator (R) overlaid as a template showing the exposed areas that are allowed between probe card and probe card support plate (PCSP). A number of components or protruding features were found in “blue” areas or “keep-out” areas (R).

03/2007

Wafer Level Probing of WLCSP

16

### Probe Card Support Plate




PCSP typically made of ceramic. This SS version holds probe card in position (L). PCSP hole limits size of probe head and confines surface components to areas outside blue areas to a maximum component height (Z) of 0.040" for this tester interface configuration (R).

03/2007

Wafer Level Probing of WLCSP

17

### Wafer Side Component Interference



- Jumper "Blue Wires"
- Through-Hole-Mount Solder Joints
- LED Components
- PCB Barrel Vias Protruding
- Sockets and/or Pogo Pins Too Short

03/2007

Wafer Level Probing of WLCSP

18

**Tester Side Component Interference**







Components as located would interfere with interface tester features such as an “inner” ring (red circle) on PCB tester side (L) to Tester pogo-pin outer ring array on tester tower (R).

03/2007

Wafer Level Probing of WLCSP

19

**WSP Probe Card RF Pogo Pin – 4 DUT**



03/2007

Wafer Level Probing of WLCSP

20

**In-Situ (Prober) Pogo Pin Cleaning**




**BEFORE CLEANING**




**AFTER CLEANING**

Leveraging FT cleaning learnings. Only the 4 tips of this 4-pt. crown pogo pin is cleaned or needs cleaning. Pogo-pin inserted into abrasive and compliant material



03/2007



Wafer Level Probing of WLCSP

21

**WSP PROBE CARD SUMMARY**

Technology	PROs	CONs
<b>Cantilever Needles</b>	<p><u>Low price</u> Short Lead-time for New Designs. Repairable Contacts Many Qualified Suppliers</p>	<p><u>Electrically Limited</u> Periphery limited F / D Linear Bump-Top Damage/ Reflow</p>
<b>VPC Buckling Wires</b>	<p><u>Multi-site 4-16x</u> F / D Profile Hi-Temp Stability Many Qualified Suppliers</p>	<p><u>Electrically Limited</u> Initial Price and Lead Time Bump-Top Damage/ Reflow Probe binding</p>
<b>Membrane Probe Beams</b>	<p><u>Electrical Properties</u> Small scrub marks Alignment</p>	<p><u>Production Reliability</u> Initial Price &amp; Lead Time Die Size/ Routing Limits Few Qualified Suppliers</p>
<b>WSP Pogo-Pins</b>	<p><u>Electrical Properties</u> Low Price Small Marks on Sides of Bump Multi-site x4-x16</p>	<p><u>Current Pitch Limited to 300um</u> Lead-Time Supplier base Linear F / D</p>

03/2007

Wafer Level Probing of WLCSP

22



### WSP Probe Card Future Work

- Optimize Prober to Wafer Chuck Settings
  - Auto Vertical Chuck Adjustment
  - Alignment Method/Algorithm
- Optimize Cleaning Settings
  - Cleaning Material/ Tip Design
  - Particle Size
- Minimize Probe Card Deflection
  - Tester PCSP Design
  - Mechanical Stiffeners
- Define Probe Card Design and User Specifications
  - Multi-Site x8 to x16
  - Inspection

03/2007

Wafer Level Probing of WLCSP

23

### DISCUSSION

03/2007

Wafer Level Probing of WLCSP

24

## Acknowledgements

- Doyce Ramey
- Kelly Daughtry
- Byron Gibbs
- Dave Reed

# PoP Rocks

## Approaches to Socketing Package-on- Package Devices


2007 Burn-in and Test Socket Workshop  
March 11 - 14, 2007



**Jon Diller, Kiley Beard, Jamie Andes**  
**Interconnect Devices, Inc.**

## Device Description

- Logic + Memory
- Typically BGA-on-BGA
- Enables greater density & SIP solutions




March 2007

Diller / Andes / Beard: PoP Rocks

2

## The Test Challenge



- **Challenge: testing before package-to-package assembly**

March 2007

Diller / Andes / Beard: PoP Rocks

3

## The Ante

- If only tested after assembly, dollars lost on the parent (processor)
- Parent cannot be tested without memory function
- Test of unassembled devices requires contact to memory side – on the top!



March 2007

Diller / Andes / Beard: PoP Rocks

4

## Platform Considerations

- Top-side contact integrated with handler chuck
- Must be completely free-floating
- Must mate / de-mate per cycle
- Cycle life should be  $\geq$  socket contacts
- Should be noiseless to memory test standards


March 2007

Diller / Andes / Beard: PoP Rocks

5

## The Basis: Load Board Design

- Normal array of DUT pads
- Extra array of interface pads




March 2007

Diller / Andes / Beard: PoP Rocks

6

## Socket Construction

- Interface array surrounds normal socket construction




March 2007

Diller / Andes / Beard: PoP Rocks

7

## The Contacts





March 2007

Diller / Andes / Beard: PoP Rocks

8

**Chuck Nest / Topside Contactor**





March 2007

Diller / Andes / Beard: PoP Rocks

9

**Interface Board**



March 2007

Diller / Andes / Beard: PoP Rocks

10

## Exploded Assembly




March 2007

Diller / Andes / Beard: PoP Rocks

11

## Status of the Project

- Prototypes fielded mid-'06 in Japan, pending evaluation
- US development on hold
- To be evaluated Q1-Q2 '07




March 2007

Diller / Andes / Beard: PoP Rocks

12



## Further Challenges - RF



- Coaxial contacts
- Interposer section of socket becomes conductive
- Probes isolated from interposer by washers
- BW -1dB >20 GHz

March 2007

Diller / Andes / Beard: PoP Rocks

13

## Conclusions

- Radical contact challenges solved through interfacing experience
- Any broad, solutions-focused supplier can develop
- Consider the versatility and responsiveness of your partners

March 2007

Diller / Andes / Beard: PoP Rocks

14