



HOT TOPICS

ARCHIVE 2007

Advancements in Contacting Leading Edge Packages

"Novel Low Cost Test and Burn-in of Wafer Level Packaging"

Belgacem Haba, Ph.D., David Ovrutsky, Guilian Gao, Ph.D., Vage Oganesian Tessera, Inc.

"A New Probe Card Approach for Wafer Level Chip Scale Package Testing"

Norman J. Armendariz, Ph.D. Texas Instruments, Inc.

"POP Rocks: Approaches to Socketing Package-on-Package Devices"

Jon Diller, Kiley Beard, Jamie Andes Interconnect Devices, Inc.

COPYRIGHT NOTICE

The papers in this publication comprise the proceedings of the 2007 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented , without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

All photographs in this archive are copyrighted by BiTS Workshop LLC. The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.




Advancements In Contacting Leading Edge Packages

Novel Low Cost Test and Burn-in Wafer Level Packaging

2007 Burn-in and Test Socket Workshop March 11 - 14, 2007





Belgacem Haba, Ph.D., David Ovrutsky Guilian Gao, Ph.D. and Vage Oganesian Tessera, Inc.






Advancements In Contacting Leading Edge Packages









Advancements In Contacting Leading Edge Packages









Advancements In Contacting Leading Edge Packages








Advancements In Contacting Leading Edge Packages








Advancements In Contacting Leading Edge Packages








Advancements In Contacting Leading Edge Packages








Advancements In Contacting Leading Edge Packages

High Volume WLP Today

- Simple redistribution layer with solder bump
- Mainly used for very small die, low I/O (analog, integrated passives, power MOSFETS)
 - Very low cost; 1000s die per wafer
- Limited because of reliability issues above 5x5 mm die

Size 03/2007



Technologies UltraCSP

WLP Challenges

Established wire bonding infrastructure



- Assembly Infrastructure
- Reliable larger die
- Test infrastructure

03/2007



10,000's per wafer



100's per wafer


15

- RDL, bumping capacity increasing
- 300 mm WLP more cost effective
- Compliant WLP is reliable
- Oxide-free, compliant contact enables test
- Die shrink remains an issue




Advancements In Contacting Leading Edge Packages


Form Factor Wafer Probe Wafer Probe Cards • 6" and 8" wafers DRAM **MicroSpring®** Flash The Leading Edge: FormFactor **Microprocessors** for Parallel Memory Probing PH 150, 6 Inches 9867 contacts Technology based on 253 parallel DUTS **MicroSpring**® 6 touchdowns 300 MM wafer 03/2007 17






Advancements In Contacting Leading Edge Packages








Advancements In Contacting Leading Edge Packages









Advancements In Contacting Leading Edge Packages









Advancements In Contacting Leading Edge Packages








Advancements In Contacting Leading Edge Packages









Advancements In Contacting Leading Edge Packages

Copper Post Formation				
Process Flow Compliant bump Bond DRAM wafer Compliant pad Surface Compliant bump	elec	EDPR I Openad metal areas Electrophoretic photoresist Photometal photoresist Photometal photoresist Photometal photoresist Photometal photoresist Photometal Pho		
03/2007		29		






Advancements In Contacting Leading Edge Packages




Copper Posts Co-planarity									
B	200 400 6	omplaint Bump	200 28 ^(Å) Ove 200 200 400 400	ofile After	15 µm	200 (kÅ) 200 100 0 	Cros	s Section	S
Wafer #	Pin Center, µm	Pin South , µm	Pin West , µm	Pin North , µm	Pin East , µm	AVG , µm	STDEV , µm	ττν , μm	
1	16.5	21.5	24.1	18.5	21.5	21.4	2.29	7.6	
2	29.8	24.1	31	30.9	23.5	27.3	4.14	7.5	
3	32.7	34.2	36.3	34.8	34.7	35.0	0.91	3.6	
4	28.7 03/2007	29.6	30.8	28.5	24.6	28.4	2.69	6.3	32




Advancements In Contacting Leading Edge Packages









Advancements In Contacting Leading Edge Packages








Advancements In Contacting Leading Edge Packages







Advancements In Contacting Leading Edge Packages





Advancements In Contacting Leading Edge Packages

A New Probe Card Approach for Wafer Level Chip Scale Package Testing



2007 Burn-in and Test Socket Workshop March 11 - 14, 2007

😻 Texas Instruments

Norman J. Armendariz, PhD





03/2007

Hot Topics Session

Advancements In Contacting Leading Edge Packages

THE NEED


TI has been testing packages at final test after singulation for some time. However, the increasing use of WLCSP- wafer level chip scale package formats require cost-effective RF testing at the wafer-level or before singulation to further reduce test costs and be globally competitive.


Wafer Level Probing of WLCSP

<section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><text><text><text>




Advancements In Contacting Leading Edge Packages









Advancements In Contacting Leading Edge Packages









Advancements In Contacting Leading Edge Packages








Advancements In Contacting Leading Edge Packages







Advancements In Contacting Leading Edge Packages


Thus, WSP Probe Card Concept

Convert or modify FT-final test boards, which already use similar sockets and RF pogo pins into a wafer level probe card for WLCSP- wafer level chip scale packages requiring RF testing and avoid an expensive probe card to skip the RF FT step!!!.

03/2007

Wafer Level Probing of WLCSP

13





Advancements In Contacting Leading Edge Packages

15

WSP Probe Card Integration Challenges

Initial probe cards were found to have a number of design / fabrication violations which made it difficult to mechanically and/or operational integrate for wafer-level testing on TI probers and test floors. Major issues :

Wafer Level Probing of WLCSP

- Socket/ Pogo-Pin Design
- Prober/tester Interface
- Alignment Algorithm
- Cleaning

03/2007

<section-header><image><image><image><text><page-footer>



Advancements In Contacting Leading Edge Packages

Probe Card Support Plate



PCSP typically made of ceramic. This SS version holds probe card in position (L). PCSP hole limits size of probe head and confines surface components to areas outside blue areas to a maximum component height (Z) of 0.040" for this tester interface configuration (R).

03/2007


Wafer Level Probing of WLCSP


17





Advancements In Contacting Leading Edge Packages








Advancements In Contacting Leading Edge Packages

In-Situ (Prober) Pogo Pin Cleaning

BEFORE CLEANING




Leveraging FT cleaning learnings. Only the 4 tips of this 4-pt. crown pogo pin is cleaned or needs cleaning. Pogo-pin inserted into abrasive and compliant material



WSP PROBE CARD SUMMARY				
Technology	PROs	CONs		
Cantilever Needles	Low price Short Lead-time for New Designs. Repairable Contacts Many Qualified Suppliers	Electrically Limited Periphery limited F / D Linear Bump-Top Damage/ Reflow		
VPC Buckling Wires	<u>Multi-site 4-16x</u> F / D Profile Hi-Temp Stability Many Qualified Suppliers	Electrically Limited Initial Price and Lead Time Bump-Top Damage/ Reflow Probe binding		
Membrane Probe Beams	Electrical Properties Small scrub marks Alignment	Production Reliability Initial Price & Lead Time Die Size/ Routing Limits Few Qualified Suppliers		
WSP Pogo-Pins	Electrical Properties Low Price Small Marks on Sides of Bump Multi-site x4-x16	Current Pitch Limited to 300 um Lead-Time Supplier base Linear F / D		
03/2007	Wafer Level Probing of WLCSP	22		



Advancements In Contacting Leading Edge Packages









Advancements In Contacting Leading Edge Packages

Acknowledgements				
•	Doyce Ramey Kelly Daughtry Byron Gibbs Dave Reed			
03/2007	Wafer Level Probing of WLCSP	25		




Advancements In Contacting Leading Edge Packages








Advancements In Contacting Leading Edge Packages









Advancements In Contacting Leading Edge Packages


<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>






Advancements In Contacting Leading Edge Packages









Advancements In Contacting Leading Edge Packages








Advancements In Contacting Leading Edge Packages







Advancements In Contacting Leading Edge Packages

